

Semiconductor Device Fabrication & Packaging Technology in Microfabrication

Roseline Calloway

Val Bradford

First Edition, 2012

ISBN 978-81-323-0981-9

© All rights reserved.

Published by:

Academic Studio

4735/22 Prakashdeep Bldg,

Ansari Road, Darya Ganj,

Delhi - 110002

Email: info@wtbooks.com

Table of Contents

Chapter 1 - Semiconductor Device Fabrication

Chapter 2 - Photolithography

Chapter 3 - Ion Implantation

Chapter 4 - Dry Etching, Etching & Plasma Ashing

Chapter 5 - Thermal Treatments

Chapter 6 - Chemical Vapor Deposition

Chapter 7 - Physical Vapor Deposition

Chapter 8 - Molecular Beam Epitaxy & Chemical–Mechanical Planarization

Chapter 9 - Adhesive Bonding

Chapter 10 - Anodic Bonding

Chapter 11 - Wafer Bonding and Thermosonic Bonding

Chapter 12 - Direct Bonding

Chapter 13 - Eutectic Bonding

Chapter 14 - Glass Frit Bonding

Chapter 15 - Integrated Circuit Packaging and Low Temperature Co–Fired
Ceramic


Chapter 16 - Plasma Activated Bonding

Chapter 17 - Reactive Bonding

Chapter 18 - System in Package and Wire Bonding

Chapter- 1

Semiconductor Device Fabrication



NASA's Glenn Research Center cleanroom.

Semiconductor device fabrication is the process used to create the integrated circuits (silicon chips) that are present in everyday electrical and electronic devices. It is a multiple-step sequence of photographic and chemical processing steps during which electronic circuits are gradually created on a wafer made of pure semiconducting material. Silicon is the most commonly used semiconductor material today, along with various compound semiconductors.

The entire manufacturing process, from start to packaged chips ready for shipment, takes six to eight weeks and is performed in highly specialized facilities referred to as fabs.

History

When feature widths were far greater than about 10 micrometres, purity was not the issue that it is today in device manufacturing. As devices became more integrated, cleanrooms became even cleaner. Today, the fabs are pressurized with filtered air to remove even the smallest particles, which could come to rest on the wafers and contribute to defects. The

workers in a semiconductor fabrication facility are required to wear cleanroom suits to protect the devices from human contamination.

In an effort to increase profits, semiconductor device manufacturing has spread from Texas and California in the 1960s to the rest of the world, such as Europe, Israel, and Asia. It is a global business today.

The leading semiconductor manufacturers typically have facilities all over the world. Intel, the world's largest manufacturer, has facilities in Europe and Asia as well as the U.S. Other top manufacturers include STMicroelectronics (Europe), Analog Devices (US), Integrated Device Technology (US), Atmel (US/Europe), Freescale Semiconductor (US), Samsung (Korea), Texas Instruments (US), GlobalFoundries (Germany, Singapore, future New York fab in construction), Toshiba (Japan), NEC Electronics (Japan), Infineon (Europe), Renesas (Japan), Taiwan Semiconductor Manufacturing Company (Taiwan), Fujitsu (Japan/US), NXP Semiconductors (Europe), Micron Technology (US), Hynix (Korea) and SMIC (China).

Wafers

A typical wafer is made out of extremely pure silicon that is grown into mono-crystalline cylindrical ingots (boules) up to 300 mm (slightly less than 12 inches) in diameter using the Czochralski process. These ingots are then sliced into wafers about 0.75 mm thick and polished to obtain a very regular and flat surface.

Once the wafers are prepared, many process steps are necessary to produce the desired semiconductor integrated circuit. In general, the steps can be grouped into two major parts:

- Front-end-of-line (FEOL) processing
- Back-end-of-line (BEOL) processing

Processing

In semiconductor device fabrication, the various processing steps fall into four general categories: deposition, removal, patterning, and modification of electrical properties.

- Deposition is any process that grows, coats, or otherwise transfers a material onto the wafer. Available technologies consist of physical vapor deposition (PVD), chemical vapor deposition (CVD), electrochemical deposition (ECD), molecular beam epitaxy (MBE) and more recently, atomic layer deposition (ALD) among others.
- Removal processes are any that remove material from the wafer either in bulk or selectively and consist primarily of etch processes, either wet etching or dry etching. Chemical-mechanical planarization (CMP) is also a removal process used between levels.

- Patterning covers the series of processes that shape or alter the existing shape of the deposited materials and is generally referred to as lithography. For example, in conventional lithography, the wafer is coated with a chemical called a *photoresist*. The photoresist is exposed by a *stepper*, a machine that focuses, aligns, and moves the mask, exposing select portions of the wafer to short wavelength light. The unexposed regions are washed away by a developer solution. After etching or other processing, the remaining photoresist is removed by plasma ashing.
- Modification of electrical properties has historically consisted of doping transistor sources and drains originally by diffusion furnaces and later by ion implantation. These doping processes are followed by furnace anneal or in advanced devices, by rapid thermal anneal (RTA) which serve to activate the implanted dopants. Modification of electrical properties now also extends to reduction of dielectric constant in low-k insulating materials via exposure to ultraviolet light in UV processing (UVP).

Many modern chips have up to eleven metal levels produced in over 300 sequenced processing steps.

Front-end-of-line (FEOL) processing

FEOL processing refers to the formation of the transistors directly in the silicon. The raw wafer is engineered by the growth of an ultrapure, virtually defect-free silicon layer through epitaxy. In the most advanced logic devices, *prior* to the silicon epitaxy step, tricks are performed to improve the performance of the transistors to be built. One method involves introducing a *straining step* wherein a silicon variant such as silicon-germanium (SiGe) is deposited. Once the epitaxial silicon is deposited, the crystal lattice becomes stretched somewhat, resulting in improved electronic mobility. Another method, called *silicon on insulator* technology involves the insertion of an insulating layer between the raw silicon wafer and the thin layer of subsequent silicon epitaxy. This method results in the creation of transistors with reduced parasitic effects.

Gate oxide and implants


Front-end surface engineering is followed by: growth of the gate dielectric, traditionally silicon dioxide (SiO₂), patterning of the gate, patterning of the source and drain regions, and subsequent implantation or diffusion of dopants to obtain the desired complementary electrical properties. In dynamic random access memory (DRAM) devices, storage capacitors are also fabricated at this time, typically stacked above the access transistor (implementing them as trenches etched deep into the silicon surface was a technique developed by the now defunct DRAM manufacturer Qimonda).

Back-end-of-line (BEOL) processing

Metal layers

Once the various semiconductor devices have been created, they must be interconnected to form the desired electrical circuits. This occurs in a series of wafer processing steps collectively referred to as BEOL (not to be confused with *back end* of chip fabrication which refers to the packaging and testing stages). BEOL processing involves creating metal interconnecting wires that are isolated by dielectric layers. The insulating material was traditionally a form of SiO_2 or a silicate glass, but recently new low dielectric constant materials are being used. These dielectrics presently take the form of SiOC and have dielectric constants around 2.7 (compared to 3.9 for SiO_2), although materials with constants as low as 2.2 are being offered to chipmakers.

Interconnect



Synthetic detail of a standard cell through four layers of planarized copper interconnect, down to the polysilicon (pink), wells (greyish) and substrate (green).

Historically, the metal wires consisted of aluminium. In this approach to wiring often called *subtractive aluminium*, blanket films of aluminium are deposited first, patterned, and then etched, leaving isolated wires. Dielectric material is then deposited over the exposed wires. The various metal layers are interconnected by etching holes, called *vias*,

in the insulating material and depositing tungsten in them with a CVD technique. This approach is still used in the fabrication of many memory chips such as dynamic random access memory (DRAM) as the number of interconnect levels is small, currently no more than four.

More recently, as the number of interconnect levels for logic has substantially increased due to the large number of transistors that are now interconnected in a modern microprocessor, the timing delay in the wiring has become significant prompting a change in wiring material from aluminium to copper and from the silicon dioxides to newer low-K material. This performance enhancement also comes at a *reduced cost* via damascene processing that eliminates processing steps. In damascene processing, in contrast to subtractive aluminium technology, the dielectric material is deposited first as a blanket film, and is patterned and etched leaving holes or trenches. In *single damascene* processing, copper is then deposited in the holes or trenches surrounded by a thin barrier film resulting in filled vias or wire *lines* respectively. In *dual damascene* technology, both the trench and via are fabricated before the deposition of copper resulting in formation of both the via and line simultaneously, further reducing the number of processing steps. The thin barrier film, called copper barrier seed (CBS), is necessary to prevent copper diffusion into the dielectric. The ideal barrier film is as thin as possible. As the presence of excessive barrier film competes with the available copper wire cross section, formation of the thinnest continuous barrier represents one of the greatest ongoing challenges in copper processing today.

As the number of interconnect levels increases, planarization of the previous layers is required to ensure a flat surface prior to subsequent lithography. Without it, the levels would become increasingly crooked and extend outside the depth of focus of available lithography, interfering with the ability to pattern. CMP (chemical mechanical planarization) is the primary processing method to achieve such planarization although dry *etch back* is still sometimes employed if the number of interconnect levels is no more than three.

Wafer test

The highly serialized nature of wafer processing has increased the demand for metrology in between the various processing steps. Wafer test metrology equipment is used to verify that the wafers haven't been damaged by previous processing steps up until testing. If the number of dies—the integrated circuits that will eventually become chips—etched on a wafer exceeds a failure threshold (ie. too many failed dies on one wafer), the wafer is scrapped rather than investing in further processing.

Device test

Once the front-end process has been completed, the semiconductor devices are subjected to a variety of electrical tests to determine if they function properly. The proportion of devices on the wafer found to perform properly is referred to as the yield.

The fab tests the chips on the wafer with an electronic tester that presses tiny probes against the chip. The machine marks each bad chip with a drop of dye. The fab charges for test time; the prices are on the order of cents per second. Chips are often designed with “testability features” such as “built-in self-test” to speed testing, and reduce test costs.

Good designs try to test and statistically manage *corners*: extremes of silicon behavior caused by operating temperature combined with the extremes of fab processing steps. Most designs cope with more than 64 corners.

Die preparation

Once tested, a wafer is typically reduced in thickness

before the wafer is scored and then broken into individual die -- wafer dicing.

Only the good, unmarked chips go on to be packaged.

Packaging

Plastic or ceramic packaging involves mounting the die, connecting the die pads to the pins on the package, and sealing the die. Tiny wires are used to connect pads to the pins. In the old days, wires were attached by hand, but now purpose-built machines perform the task. Traditionally, the wires to the chips were gold, leading to a “lead frame” (pronounced “leed frame”) of copper, that had been plated with solder, a mixture of tin and lead. Lead is poisonous, so lead-free “lead frames” are now mandated by ROHS.

Chip-scale package (CSP) is another packaging technology. A plastic dual in-line package, like most packages, is many times larger than the actual die hidden inside, whereas CSP chips are nearly the size of the die. CSP can be constructed for each die *before* the wafer is diced.

The packaged chips are retested to ensure that they were not damaged during packaging and that the die-to-pin interconnect operation was performed correctly. A laser etches the chip’s name and numbers on the package.

List of steps

This is a list of processing techniques that are employed numerous times in a modern electronic device and do not necessarily imply a specific order.

- Wafer processing
 - Wet cleans
 - Photolithography

- Ion implantation (in which dopants are embedded in the wafer creating regions of increased (or decreased) conductivity)
- Dry etching
- Wet etching
- Plasma ashing
- Thermal treatments
 - Rapid thermal anneal
 - Furnace anneals
 - Thermal oxidation
- Chemical vapor deposition (CVD)
- Physical vapor deposition (PVD)
- Molecular beam epitaxy (MBE)
- Electrochemical Deposition (ECD).
- Chemical-mechanical planarization (CMP)
- Wafer testing (where the electrical performance is verified)
- Wafer backgrinding (to reduce the thickness of the wafer so the resulting chip can be put into a thin device like a smartcard or PCMCIA card.)
- Die preparation
 - Wafer mounting
 - Die cutting
- IC packaging
 - Die attachment
 - IC Bonding
 - Wire bonding
 - Thermosonic Bonding
 - Flip chip
 - Tab bonding
 - IC encapsulation
 - Baking
 - Plating
 - Lasermarking
 - Trim and form
- IC testing

Hazardous materials

Many toxic materials are used in the fabrication process. These include:

- poisonous elemental dopants such as arsenic, antimony and phosphorus
- poisonous compounds like arsine, phosphine and silane
- highly reactive liquids, such as hydrogen peroxide, fuming nitric acid, sulfuric acid and hydrofluoric acid

It is vital that workers not be directly exposed to these dangerous substances. The high degree of automation common in the IC fabrication industry helps to reduce the risks of exposure of this sort. Most fabrication facilities employ exhaust management systems,

such as wet scrubbers, combustors, heated absorber cartridges etc, to control the risk to workers and also the environment if these toxic materials are released into the atmosphere.

Chapter- 2

Photolithography

Photolithography (or "optical lithography") is a process used in microfabrication to selectively remove parts of a thin film or the bulk of a substrate. It uses light to transfer a geometric pattern from a photo mask to a light-sensitive chemical "photoresist", or simply "resist," on the substrate. A series of chemical treatments then engraves the exposure pattern into the material underneath the photo resist. In complex integrated circuits, for example a modern CMOS, a wafer will go through the photolithographic cycle up to 50 times.

Photolithography shares some fundamental principles with photography in that the pattern in the etching resist is created by exposing it to light, either using a projected image or an optical mask. This procedure is comparable to a high precision version of the method used to make printed circuit boards. Subsequent stages in the process have more in common with etching than to lithographic printing. It is used because it affords exact control over the shape and size of the objects it creates, and because it can create patterns over an entire surface simultaneously. Its main disadvantages are that it requires a flat substrate to start with, it is not very effective at creating shapes that are not flat, and it can require extremely clean operating conditions.

Basic procedure



The wafer track portion of an aligner that uses 365 nm ultraviolet light.

A single iteration of photolithography combines several steps in sequence. Modern cleanrooms use automated, robotic wafer track systems to coordinate the process. The procedure described here omits some advanced treatments, such as thinning agents or edge-bead removal.

Cleaning

If organic or inorganic contaminations are present on the wafer surface, they are usually removed by wet chemical treatment, e.g. the RCA clean procedure based on solutions containing hydrogen peroxide.

Preparation

The wafer is initially heated to a temperature sufficient to drive off any moisture that may be present on the wafer surface. Wafers that have been in storage must be chemically cleaned to remove contamination. A liquid or gaseous "adhesion promoter", such as Bis(trimethylsilyl)amine ("hexamethyldisilazane", HMDS), is applied to promote

adhesion of the photoresist to the wafer. The phrase "adhesion promoter" is a misnomer, as the surface layer of silicon dioxide on the wafer reacts with the agent to form Methylated Silicon-hydroxide, a highly water repellent layer not unlike the layer of wax on a car's paint. This water repellent layer prevents the aqueous developer from penetrating between the photoresist layer and the wafer's surface, thus preventing so-called lifting of small photoresist structures in the (developing) pattern.

Photoresist application

The wafer is covered with photoresist by spin coating. A viscous, liquid solution of photoresist is dispensed onto the wafer, and the wafer is spun rapidly to produce a uniformly thick layer. The spin coating typically runs at 1200 to 4800 rpm for 30 to 60 seconds, and produces a layer between 0.5 and 2.5 micrometres thick. The spin coating process results in a uniform thin layer, usually with uniformity of within 5 to 10 nanometres. This uniformity can be explained by detailed fluid-mechanical modelling, which shows that the resist moves much faster at the top of the layer than at the bottom, where viscous forces bind the resist to the wafer surface. Thus, the top layer of resist is quickly ejected from the wafer's edge while the bottom layer still creeps slowly radially along the wafer. In this way, any 'bump' or 'ridge' of resist is removed, leaving a very flat layer. Final thickness is also determined by the evaporation of liquid solvents from the resist. For very small, dense features (<125 or so nm), thinner resist thicknesses (<0.5 micrometres) are needed to overcome collapse effects at high aspect ratios; typical aspect ratios are <4:1.

The photo resist-coated wafer is then prebaked to drive off excess photoresist solvent, typically at 90 to 100 °C for 30 to 60 seconds on a hotplate.

Exposure and developing

After prebaking, the photoresist is exposed to a pattern of intense light. Optical lithography typically uses ultraviolet light (see below). Positive photoresist, the most common type, becomes soluble in the basic developer when exposed; exposed negative photoresist becomes insoluble in the (organic) developer. This chemical change allows some of the photoresist to be removed by a special solution, called "developer" by analogy with photographic developer.

A PEB (post-exposure bake) is performed before developing, typically to help reduce standing wave phenomena caused by the destructive and constructive interference patterns of the incident light. In DUV (deep ultraviolet, or 248 nm exposure wavelength) lithography, CAR (chemically amplified resist) chemistry is used. This process is much more sensitive to PEB time, temperature, and delay, as most of the "exposure" reaction (creating acid, making the polymer soluble in the basic developer) actually occurs in the PEB.

The develop chemistry is delivered on a spinner, much like photoresist. Developers originally often contained sodium hydroxide (NaOH). However, sodium is considered an

extremely undesirable contaminant in MOSFET fabrication because it degrades the insulating properties of gate oxides (specifically, sodium ions can migrate in and out of the gate, changing the threshold voltage of the transistor and making it harder or easier to turn the transistor on over time). Metal-ion-free developers such as tetramethylammonium hydroxide (TMAH) are now used.

The resulting wafer is then "hard-baked" if a non-chemically amplified resist was used, typically at 120 to 180 °C for 20 to 30 minutes. The hard bake solidifies the remaining photoresist, to make a more durable protecting layer in future ion implantation, wet chemical etching, or plasma etching.

Etching

In etching, a liquid ("wet") or plasma ("dry") chemical agent removes the uppermost layer of the substrate in the areas that are not protected by photoresist. In semiconductor fabrication, dry etching techniques are generally used, as they can be made anisotropic, in order to avoid significant undercutting of the photoresist pattern. This is essential when the width of the features to be defined is similar to or less than the thickness of the material being etched (i.e. when the aspect ratio approaches unity). Wet etch processes are generally isotropic in nature, which is often indispensable for microelectromechanical systems, where suspended structures must be "released" from the underlying layer.

The development of low-defectivity anisotropic dry-etch process has enabled the ever-smaller features defined photolithographically in the resist to be transferred to the substrate material.

Photoresist removal

After a photoresist is no longer needed, it must be removed from the substrate. This usually requires a liquid "resist stripper", which chemically alters the resist so that it no longer adheres to the substrate. Alternatively, photoresist may be removed by a plasma containing oxygen, which oxidizes it. This process is called ashing, and resembles dry etching.

Exposure ("printing") systems

Exposure systems typically produce an image on the wafer using a photomask. The light shines through the photomask, which blocks it in some areas and lets it pass in others. (Maskless lithography projects a precise beam directly onto the wafer without using a mask, but it is not widely used in commercial processes.) Exposure systems may be classified by the optics that transfer the image from the mask to the wafer.

Contact and proximity

A contact printer, the simplest exposure system, puts a photomask in direct contact with the wafer and exposes it to a uniform light. A proximity printer puts a small gap between the photomask and wafer. In both cases, the mask covers the entire wafer, and simultaneously patterns every die.

Contact printing is liable to damage both the mask and the wafer, and this was the primary reason it was abandoned for high volume production. Both contact and proximity lithography require the light intensity to be uniform across an entire wafer, and the mask to align precisely to features already on the wafer. As modern processes use increasingly large wafers, these conditions become increasingly difficult.

Research and prototyping processes often use contact lithography, because it uses inexpensive hardware and can achieve high optical resolution. The resolution is approximately the square root of the product of the wavelength and the gap distance. Hence, contact printing offers the best resolution, because its gap distance is approximately zero (neglecting the thickness of the photoresist itself). In addition, nanoimprint lithography may revive interest in this familiar technique, especially since the cost of ownership is expected to be low.


Projection

Very-large-scale integration lithography uses projection systems. Unlike contact or proximity masks, which cover an entire wafer, projection masks (known as "reticles") show only one die or an array of die (known as a "field"). Projection exposure systems (steppers) project the mask onto the wafer many times to create the complete pattern.

Photomasks

The image for the mask originates from a computerized data file. This data file is converted to a series of polygons and written onto a square fused quartz substrate covered with a layer of chrome using a photolithographic process. A laser beam (laser writer) or a beam of electrons (e-beam writer) is used to expose the pattern defined in the data file and travels over the surface of the substrate in either a vector or raster scan manner. Where the photoresist on the mask is exposed, the chrome can be etched away, leaving a clear path for the light in the stepper/scanner systems to travel through.

Resolution in projection systems



The filtered fluorescent lighting in photolithography cleanrooms contains no ultraviolet or blue light in order to avoid exposing photoresists. The spectrum of light emitted by such fixtures gives virtually all such spaces a bright yellow color.

The ability to project a clear image of a small feature onto the wafer is limited by the wavelength of the light that is used, and the ability of the reduction lens system to capture enough diffraction orders from the illuminated mask. Current state-of-the-art photolithography tools use deep ultraviolet (DUV) light with wavelengths of 248 and 193 nm, which allow minimum feature sizes down to 50 nm.

The minimum feature size that a projection system can print is given approximately by:

$$CD = k_1 \cdot \frac{\lambda}{NA}$$

where

CD is the **minimum feature size** (also called the **critical dimension**, *target design rule*). It is also common to write 2 times the *half-pitch*.

k_1 (commonly called *k1 factor*) is a coefficient that encapsulates process-related factors, and typically equals 0.4 for production. The minimum feature size can be reduced by decreasing this coefficient through Computational lithography.

λ is the wavelength of light used


NA is the numerical aperture of the lens as seen from the wafer

According to this equation, minimum feature sizes can be decreased by decreasing the wavelength, and increasing the numerical aperture (to achieve a tighter focused beam and a smaller spot size). However, this design method runs into a competing constraint. In modern systems, the depth of focus is also a concern:

$$D_F = k_2 \cdot \frac{\lambda}{NA^2}$$

Here, k_2 is another process-related coefficient. The depth of focus restricts the thickness of the photoresist and the depth of the topography on the wafer. Chemical mechanical polishing is often used to flatten topography before high-resolution lithographic steps.

Light sources




The evolution of lithography wavelength corresponding to different light sources. It is worth noting that the same light source may be used for several technology generations.

Historically, photolithography has used ultraviolet light from gas-discharge lamps using mercury, sometimes in combination with noble gases such as xenon. These lamps produce light across a broad spectrum with several strong peaks in the ultraviolet range. This spectrum is filtered to select a single spectral line, usually the "g-line" (436 nm) or "i-line" (365 nm).

More recently, lithography has moved to "deep ultraviolet", produced by excimer lasers. (In lithography, wavelengths below 300 nm are called "deep UV".) Krypton fluoride produces a 248-nm spectral line, and argon fluoride a 193-nm line. Excimer laser light sources for photolithography applications were first introduced by Cymer Inc. in the late 1980s for 248-nm wavelength lithography (KrF), and in 2001 for 193-nm wavelength lithography (ArF). Generally, changing wavelength is not a trivial matter, as the method of generating the new wavelength is completely different, and the absorption characteristics of materials change. For example, air begins to absorb significantly around the 193 nm wavelength; moving to sub-193 nm wavelengths would require installing vacuum pump and purge equipment on the lithography tools (a significant challenge). Furthermore, insulating materials such as silicon dioxide (SiO_2), when exposed to photons with energy greater than the band gap, release free electrons and holes which subsequently cause adverse charging.

Optical lithography has been extended to feature sizes below 50 nm using 193 nm and liquid immersion techniques. Also termed immersion lithography, this enables the use of optics with numerical apertures exceeding 1.0. The liquid used is typically ultra-pure, deionised water, which provides for a refractive index above that of the usual air gap between the lens and the wafer surface. The water is continually circulated to eliminate thermally-induced distortions. Water will only allow NA 's of up to ~ 1.4 , but materials with higher refractive indices will allow the effective NA to be increased further.



Changing the lithography wavelength is significantly limited by absorption. Air absorbs below ~ 185 nm.

Experimental tools using 157 nm wavelength DUV in a manner similar to current exposure systems have been built. These were once targeted to succeed 193 nm at the 65 nm feature size node but have now all but been eliminated by the introduction of immersion lithography. This was due to persistent technical problems with the 157 nm technology and economic considerations that provided strong incentives for the continued use of 193 nm technology. High-index immersion lithography is the newest extension of 193 nm lithography to be considered. In 2006, features less than 30 nm were demonstrated by IBM using this technique.

Experimental methods

Photolithography has been defeating predictions of its demise for many years. For instance, it was predicted that features smaller than 1 micrometre could not be printed optically. Modern techniques already print features with dimensions a fraction of the wavelength of light used - an amazing optical feat. Current research is exploring new tricks in the ultraviolet regime, as well as alternatives to conventional UV, such as electron beam lithography, X-ray lithography, extreme ultraviolet lithography, ion projection lithography, and immersion lithography.

Chapter- 3


Ion Implantation



An ion implantation system at LAAS technological facility in Toulouse, France.

Ion implantation is a materials engineering process by which ions of a material can be implanted into another solid, thereby changing the physical properties of the solid. Ion implantation is used in semiconductor device fabrication and in metal finishing, as well as various applications in materials science research. The ions introduce both a chemical change in the target, in that they can be a different element than the target or induce a nuclear transmutation, and a structural change, in that the crystal structure of the target can be damaged or even destroyed by the energetic collision cascades.

General principle



Ion implantation setup with mass separator

Ion implantation equipment typically consists of an ion source, where ions of the desired element are produced, an accelerator, where the ions are electrostatically accelerated to a high energy, and a target chamber, where the ions impinge on a target, which is the material to be implanted. Thus ion implantation is a special case of particle radiation. Each ion is typically a single atom or molecule, and thus the actual amount of material implanted in the target is the integral over time of the ion current. This amount is called the dose. The currents supplied by implanters are typically small (microamperes), and

thus the dose which can be implanted in a reasonable amount of time is small. Therefore, ion implantation finds application in cases where the amount of chemical change required is small.

Typical ion energies are in the range of 10 to 500 keV (1,600 to 80,000 eV). Energies in the range 1 to 10 keV (160 to 1,600 eV) can be used, but result in a penetration of only a few nanometers or less. Energies lower than this result in very little damage to the target, and fall under the designation ion beam deposition. Higher energies can also be used: accelerators capable of 5 MeV (800,000 eV) are common. However, there is often great structural damage to the target, and because the depth distribution is broad, the net composition change at any point in the target will be small.

The energy of the ions, as well as the ion species and the composition of the target determine the depth of penetration of the ions in the solid: A monoenergetic ion beam will generally have a broad depth distribution. The average penetration depth is called the range of the ions. Under typical circumstances ion ranges will be between 10 nanometers and 1 micrometer. Thus, ion implantation is especially useful in cases where the chemical or structural change is desired to be near the surface of the target. Ions gradually lose their energy as they travel through the solid, both from occasional collisions with target atoms (which cause abrupt energy transfers) and from a mild drag from overlap of electron orbitals, which is a continuous process. The loss of ion energy in the target is called stopping and can be simulated with the binary collision approximation method.

Application in semiconductor device fabrication

Doping

The introduction of dopants in a semiconductor is the most common application of ion implantation. Dopant ions such as boron, phosphorus or arsenic are generally created from a gas source, so that the purity of the source can be very high. These gases tend to be very hazardous. When implanted in a semiconductor, each dopant atom can create a charge carrier in the semiconductor after annealing. A hole can be created for a p-type dopant, and an electron for an n-type dopant. This modifies the conductivity of the semiconductor in its vicinity. The technique is used, for example, for adjusting the threshold of a MOSFET.

Ion implantation was developed as a method of producing the p-n junction of photovoltaic devices in the late 1970s and early 1980s, along with the use of pulsed-electron beam for rapid annealing, although it has not to date been used for commercial production.

Silicon on insulator

One prominent method for preparing silicon on insulator (SOI) substrates from conventional silicon substrates is the *SIMOX* (Separation by **IM**plantation of **OX**xygen)

process, wherein a buried high dose oxygen implant is converted to silicon oxide by a high temperature annealing process.

Mesotaxy

Mesotaxy is the term for the growth of a crystallographically matching phase underneath the surface of the host crystal (compare to epitaxy, which is the growth of the matching phase on the surface of a substrate). In this process, ions are implanted at a high enough energy and dose into a material to create a layer of a second phase, and the temperature is controlled so that the crystal structure of the target is not destroyed. The crystal orientation of the layer can be engineered to match that of the target, even though the exact crystal structure and lattice constant may be very different. For example, after the implantation of nickel ions into a silicon wafer, a layer of nickel silicide can be grown in which the crystal orientation of the silicide matches that of the silicon.

Application in metal finishing

Tool steel toughening

Nitrogen or other ions can be implanted into a tool steel target (drill bits, for example). The structural change caused by the implantation produces a surface compression in the steel, which prevents crack propagation and thus makes the material more resistant to fracture. The chemical change can also make the tool more resistant to corrosion.

Surface finishing

In some applications, for example prosthetic devices such as artificial joints, it is desired to have surfaces very resistant to both chemical corrosion and wear due to friction. Ion implantation is used in such cases to engineer the surfaces of such devices for more reliable performance. As in the case of tool steels, the surface modification caused by ion implantation includes both a surface compression which prevents crack propagation and an alloying of the surface to make it more chemically resistant to corrosion.

Other applications

Ion beam mixing

Ion implantation can be used to achieve ion beam mixing, i.e. mixing up atoms of different elements at an interface. This may be useful for achieving graded interfaces or strengthening adhesion between layers of immiscible materials.

Problems with ion implantation

Crystallographic damage

Each individual ion produces many point defects in the target crystal on impact such as vacancies and interstitials. Vacancies are crystal lattice points unoccupied by an atom: in this case the ion collides with a target atom, resulting in transfer of a significant amount of energy to the target atom such that it leaves its crystal site. This target atom then itself becomes a projectile in the solid, and can cause successive collision events. Interstitials result when such atoms (or the original ion itself) come to rest in the solid, but find no vacant space in the lattice to reside. These point defects can migrate and cluster with each other, resulting in dislocation loops and other defects.

Damage recovery

Because ion implantation causes damage to the crystal structure of the target which is often unwanted, ion implantation processing is often followed by a thermal annealing. This can be referred to as damage recovery.


Amorphization

The amount of crystallographic damage can be enough to completely amorphize the surface of the target: i.e. it can become an amorphous solid (such a solid produced from a melt is called a glass). In some cases, complete amorphization of a target is preferable to a highly defective crystal: An amorphized film can be regrown at a lower temperature than required to anneal a highly damaged crystal.

Sputtering

Some of the collision events result in atoms being ejected (sputtered) from the surface, and thus ion implantation will slowly etch away a surface. The effect is only appreciable for very large doses.

Ion channelling



A diamond cubic crystal viewed from the $\langle 110 \rangle$ direction, showing hexagonal ion channels.

If there is a crystallographic structure to the target, and especially in semiconductor substrates where the crystal structure is more open, particular crystallographic directions

offer much lower stopping than other directions. The result is that the range of an ion can be much longer if the ion travels exactly along a particular direction, for example the $\langle 110 \rangle$ direction in silicon and other diamond cubic materials. This effect is called *ion channelling*, and, like all the channelling effects, is highly nonlinear, with small variations from perfect orientation resulting in extreme differences in implantation depth. For this reason, most implantation is carried out a few degrees off-axis, where tiny alignment errors will have more predictable effects.

Ion channelling can be used directly in Rutherford backscattering and related techniques as an analytical method to determine the amount and depth profile of damage in crystalline thin film materials.

Hazardous Materials Note

In the ion implantation semiconductor fabrication process of wafers, it is important for the workers to minimize their exposure to the toxic materials used in the ion implanter process. Such hazardous elements, solid source and gasses are used, such as Arsine and Phosphine. For this reason, the semiconductor fabrication facilities are highly automated, and may feature negative pressure gas bottles safe delivery system (SDS). Other elements may include Antimony, Arsenic, Phosphorus, and Boron. Residue of these elements show up when the machine is opened to atmosphere, and can also be accumulated and found concentrated in the vacuum pumps hardware. It is important not to expose yourself to these carcinogenic, corrosive, flammable, and toxic elements. Many overlapping safety protocols must be used when handling these deadly compounds. Use safety, and read MSDS's.

High Voltage Safety

High voltage power supplies in ion implantation equipment can pose a risk of electrocution. In addition, high-energy atomic collisions can, in some cases, generate radionuclides. Operators and Maintenance personnel should learn and follow the safety advice of the manufacturer and/or the institution responsible for the equipment. Prior to entry to high voltage area, terminal components must be grounded using a grounding stick. Next, power supplies should be locked in the off state and tagged to prevent unauthorized energizing.

Chapter- 4

Dry Etching, Etching & Plasma Ashing

Dry etching

Dry etching refers to the removal of material, typically a masked pattern of semiconductor material, by exposing the material to a bombardment of ions (usually a plasma of reactive gases such as fluorocarbons, oxygen, chlorine, boron trichloride; sometimes with addition of nitrogen, argon, helium and other gases) that dislodge portions of the material from the exposed surface. Unlike with many of the wet chemical etchants used in wet etching, the dry etching process typically etches directionally or anisotropically.

Explanation

Dry etching is used in conjunction with photolithographic techniques to attack certain areas of a semiconductor surface in order to form recesses in material, such as contact holes (which are contacts to the underlying semiconductor substrate) or via holes (which are holes that are formed to provide an interconnect path between conductive layers in the layered semiconductor device) or to otherwise remove portions of semiconductor layers where predominantly vertical sides are desired. In conjunction with semiconductor manufacturing, micromachining and display production the removal of organic residues by oxygen plasmas is sometimes correctly described as a dry etch process. However, also the term plasma ashing may be used.

Dry etching is particularly useful for materials and semiconductors which are chemically resistant and could not be wet etched, such as silicon carbide or gallium nitride

Etching (microfabrication)



Etching tanks used to perform Piranha, Hydrofluoric acid or RCA clean on 4-inch wafer batches at LAAS technological facility in Toulouse, France.

Etching is used in microfabrication to chemically remove layers from the surface of a wafer during manufacturing. Etching is a critically important process module, and every wafer undergoes many etching steps before it is complete.

For many etch steps, part of the wafer is protected from the etchant by a "masking" material which resists etching. In some cases, the masking material is a photoresist which has been patterned using photolithography. Other situations require a more durable mask, such as silicon nitride.

Figures of merit

If the etch is intended to make a cavity in a material, the depth of the cavity may be controlled approximately using the etching time and the known etch rate. More often, though, etching must entirely remove the top layer of a multilayer structure, without damaging the underlying or masking layers. The etching system's ability to do this depends on the ratio of etch rates in the two materials (*selectivity*).

Some etches undercut the masking layer and form cavities with sloping sidewalls. The distance of undercutting is called *bias*. Etchants with large bias are called *isotropic*, because they erode the substrate equally in all directions. Modern processes greatly prefer anisotropic etches, because they produce sharp, well-controlled features.

Selectivity		<p>Yellow: layer to be removed; blue: layer to remain</p> <ol style="list-style-type: none"> 1. A poorly selective etch removes the top layer, but also attacks the underlying material. 2. A highly selective etch leaves the underlying material unharmed.
Isotropy		<p>Red: masking layer; yellow: layer to be removed</p> <ol style="list-style-type: none"> 1. A perfectly isotropic etch produces round sidewalls. 2. A perfectly anisotropic etch produces vertical sidewalls.

Etching media and technology

The two fundamental types of etchants are liquid-phase ("wet") and plasma-phase ("dry"). Each of these exists in several varieties.

Wet etching

The first etching processes used liquid-phase ("wet") etchants. The wafer can be immersed in a bath of etchant, which must be agitated to achieve good process control. For instance, buffered hydrofluoric acid (BHF) is used commonly to etch silicon dioxide over a silicon substrate.


Different specialised etchants can be used to characterise the surface etched.

Wet etchants are usually isotropic, which leads to large bias when etching thick films. They also require the disposal of large amounts of toxic waste. For these reasons, they are seldom used in state-of-the-art processes. However, the photographic developer used for photoresist resembles wet etching.

As an alternative to immersion, single wafer machines use the Bernoulli principle to employ a gas (usually, pure nitrogen) to cushion and protect one side of the wafer while etchant is applied to the other side. It can be done to either the front side or back side.

The etch chemistry is dispensed on the top side when in the machine and the bottom side is not affected. This etch method is particularly effective just before "backend" processing (BEOL), where wafers are normally very much thinner after wafer backgrinding, and very sensitive to thermal or mechanical stress. Etching a thin layer of even a few micrometres will remove microcracks produced during backgrinding resulting in a the wafer having dramatically increased strength and flexibility without breaking.

Anisotropic wet etching



An anisotropic wet etch on a silicon wafer creates a cavity with a trapezoidal cross-section. The bottom of the cavity is a <100> plane, and the sides are <111> planes. The blue material is an etch mask, and the green material is silicon.

Some wet etchants etch crystalline materials at very different rates depending upon which crystal face is exposed. In single-crystal materials (e.g. silicon wafers), this effect can allow very high anisotropy, as shown in the figure.

Several anisotropic wet etchants are available for silicon. For instance, potassium hydroxide (KOH) can achieve selectivity of 400 between <100> and <111> planes. Another option is EDP (an aqueous solution of ethylene diamine and pyrocatechol), which also displays high selectivity for p-type doping. Neither of these etchants may be used on wafers that contain CMOS integrated circuits. Both of them etch aluminum, commonly used as a metallization (wiring) material. KOH introduces mobile potassium ions into silicon dioxide, and EDP is highly corrosive and carcinogenic. Tetramethylammonium hydroxide (TMAH) presents a safer alternative, although it has even worse selectivity between <100> and <111> planes in silicon than does EDP.

Etching a rectangular hole in a (100)-Si wafer will result in a pyramid shaped etch pit. The wall will be flat and angled (as opposed to curved in isotropic etching), and have an angle to the surface of the wafer of:

$$\tan^{-1} \sqrt{2} = 54.7^{\circ}$$

If the etching is stopped before the pyramid is formed, a frustum will be formed. The undercut, δ , under the resist mask is given by:

$$\delta = \frac{\sqrt{6}D}{S} = \frac{\sqrt{6}R_{100}T}{R_{100}/R_{111}} = \sqrt{6}TR_{111}$$

where R_{xxx} is the etch rate in the $\langle xxx \rangle$ direction, T is the etch time, D is the etch depth and S is the anisotropy of the material and etchant.

Different etchants have different anisotropies. Below is a table of common anisotropic etchants for silicon:

Etchant	Operating temp (°C)	R_{100} ($\mu\text{m}/\text{min}$)	$S=R_{100}/R_{111}$	Mask materials
Ethylenediamine pyrocatechol (EDP)	110	0.47	17	SiO_2 , Si_3N_4 , Au, Cr, Ag, Cu
Potassium hydroxide/Isopropyl alcohol (KOH/IPA)	50	1.0	400	Si_3N_4 , SiO_2 (etches at 140nm/min)
Tetramethylammonium hydroxide (TMAH)	80	0.6	37	Si_3N_4 , SiO_2

Plasma etching

Modern VLSI processes avoid wet etching, and use *plasma etching* instead. Plasma etchers can operate in several modes by adjusting the parameters of the plasma. Ordinary plasma etching operates between 0.1 and 5 Torr. (This unit of pressure, commonly used in vacuum engineering, equals approximately 133.3 pascals.) The plasma produces energetic free radicals, neutrally charged, that react at the surface of the wafer. Since neutral particles attack the wafer from all angles, this process is isotropic.

The source gas for the plasma usually contains small molecules rich in chlorine or fluorine. For instance, carbon tetrachloride (CCl_4) etches silicon and aluminium, and trifluoromethane etches silicon dioxide and silicon nitride. A plasma containing oxygen is used to oxidize ("ash") photoresist and facilitate its removal.

Ion milling, or *sputter etching*, uses lower pressures, often as low as 10^{-4} Torr (10 mPa). It bombards the wafer with energetic ions of noble gases, often Ar^+ , which knock atoms from the substrate by transferring momentum. Because the etching is performed by ions, which approach the wafer approximately from one direction, this process is highly anisotropic. On the other hand, it tends to display poor selectivity. *Reactive-ion etching* (RIE) operates under conditions intermediate between sputter and plasma etching (between 10^{-3} and 10^{-1} Torr). *Deep reactive-ion etching* (DRIE) modifies the RIE technique to produce deep, narrow features.

Common etch processes used in microfabrication

Etchants for common microfabrication materials		
Material to be etched	Wet etchants	Plasma etchants
Aluminium (Al)	80% phosphoric acid (H_3PO_4) + 5% acetic acid + 5% nitric acid (HNO_3) + 10% water (H_2O) at 35–45 °C	Cl_2 , CCl_4 , SiCl_4 , BCl_3
Indium tin oxide [ITO] ($\text{In}_2\text{O}_3:\text{SnO}_2$)	Hydrochloric acid (HCl) + nitric acid (HNO_3) + water (H_2O) (1:0.1:1) at 40 °C	
Chromium (Cr)	<ul style="list-style-type: none"> "Chrome etch": ceric ammonium nitrate ($(\text{NH}_4)_2\text{Ce}(\text{NO}_3)_6$) + nitric acid ($\text{HNO}_3$) Hydrochloric acid (HCl) 	
Gold (Au)	Aqua regia	
Molybdenum (Mo)		CF_4
Organic residues and photoresist	Piranha etch: sulfuric acid (H_2SO_4) + hydrogen peroxide (H_2O_2)	O_2 (ashing)
Platinum (Pt)	Aqua regia	
Silicon (Si)	Nitric acid (HNO_3) + hydrofluoric acid (HF)	<ul style="list-style-type: none"> CF_4, SF_6, NF_3 Cl_2, CCl_2F_2
Silicon dioxide (SiO_2)	<ul style="list-style-type: none"> Hydrofluoric acid (HF) Buffered oxide etch [BOE]: ammonium fluoride (NH_4F) 	CF_4 , SF_6 , NF_3

	and hydrofluoric acid (HF)	
Silicon nitride (Si ₃ N ₄)	<ul style="list-style-type: none"> 85% Phosphoric acid (H₃PO₄) at 180 °C (Requires SiO₂ etch mask) 	CF ₄ , SF ₆ , NF ₃
Tantalum (Ta)		CF ₄
Titanium (Ti)	Hydrofluoric acid (HF)	BCl ₃
Titanium nitride (TiN)	<ul style="list-style-type: none"> Nitric acid (HNO₃) + hydrofluoric acid (HF) SC1 	
Tungsten (W)	<ul style="list-style-type: none"> Nitric acid (HNO₃) + hydrofluoric acid (HF) Hydrogen Peroxide (H₂O₂) 	<ul style="list-style-type: none"> CF₄ SF₆

Plasma ashing

In semiconductor manufacturing **plasma ashing** is the process of removing the photoresist from an etched wafer. Using a plasma source, a monatomic reactive species is generated. Oxygen or fluorine are the most common reactive species. The reactive species combines with the photoresist to form ash which is removed with a vacuum pump.

Typically, monatomic (single atom) oxygen plasma is created by exposing oxygen gas (O₂) to non-ionizing radiation. This process is done under vacuum in order to create a plasma. As the plasma is formed, many free radicals are created which could damage the wafer. Newer, smaller circuitry is increasingly susceptible to these particles. Originally, plasma was generated in the process chamber, but as the need to get rid of free radicals has increased, many machines now use a downstream plasma configuration, where plasma is formed remotely and the desired particles are channeled to the wafer. This allows electrically charged particles time to recombine before they reach the wafer surface, and prevents damage to the wafer surface.

Two forms of **plasma ashing** are typically performed on wafers. High temp ashing, or stripping, is performed to remove as much photo resist as possible, while the "descum" process is used to remove residual photo resist in trenches. The main difference between the two processes is the temperature the wafer is exposed to while in an ashing chamber.

Monatomic oxygen is electrically neutral and although it does recombine during the channeling, it does so at a slower rate than the positively or negatively charged free

radicals, which attract one another. Effectively, this means that when all of the free radicals have recombined, there is still a portion of the active species available for process. Because a large portion of the active species is lost to recombination, process times may take longer. To some extent, these longer process times can be mitigated by increasing the temperature of the reaction area.

Chapter- 5

Thermal Treatments

Rapid thermal processing

Rapid Thermal Processing (or **RTP**) refers to a semiconductor manufacturing process which heats silicon wafers to high temperatures (up to 1200 C or greater) on a timescale of several seconds or less. During cooling, however, wafer temperatures must be brought down slowly so they do not break due to thermal shock. Such rapid heating rates are often attained by high intensity lamps or lasers. These processes are used for a wide variety of applications in semiconductor manufacturing including dopant activation, thermal oxidation, metal reflow and chemical vapor deposition.

Temperature Control

One of the key challenges in rapid thermal processing is accurate measurement and control of the wafer temperature. Monitoring the ambient with a thermocouple has only recently become feasible, in that the high temperature ramp rates prevent the wafer from coming to thermal equilibrium with the process chamber. One temperature control strategy involves *in situ* pyrometry to effect real time control.

Rapid thermal anneal

Rapid thermal anneal (RTA) is a subset of Rapid Thermal Processing. It is a process used in semiconductor device fabrication which consists of heating a single wafer at a time in order to affect its electrical properties. Unique heat treatments are designed for different effects. Wafers can be heated in order to activate dopants, change film-to-film or film-to-wafer substrate interfaces, densify deposited films, change states of grown films, repair damage from ion implantation, move dopants or drive dopants from one film into another or from a film into the wafer substrate.

Rapid thermal anneals are performed by equipment that heats a single wafer at a time using either lamp based heating, a hot chuck, or a hot plate that a wafer is brought near.

Unlike furnace anneals they are short in duration, processing each wafer in several minutes.

To achieve short time annealing time trade off is made in temperature and process uniformity, temperature measurement and control and wafer stress as well as throughput.

Recently, RTP-like processing has found applications in another rapidly growing field — solar cell fabrication. RTP-like processing, in which an increase in the temperature of the semiconductor sample is produced by the absorption of the optical flux, is now used for a host of solar cell fabrication steps, including phosphorus diffusion for N/P junction formation and impurity gettering, hydrogen diffusion for impurity and defect passivation, and formation of screen-printed contacts using Ag-ink for the front and Al-ink for back contacts, respectively.

Furnace anneal

Furnace annealing is a process used in semiconductor device fabrication which consist of heating multiple semiconductor wafers in order to affect their electrical properties. Heat treatments are designed for different effects. Wafers can be heated in order to activate dopants, change film to film or film to wafer substrate interfaces, densify deposited films, change states of grown films, repair damage from implants, move dopants or drive dopants from one film into another or from a film into the wafer substrate.

Furnace anneals may be integrated into other furnace processing steps, such as oxidations, or may be processed on their own.

Furnace anneals are performed by equipment especially built to heat semiconductor wafers. Furnaces are capable of processing lots of wafers at a time but each process can last between several hours and a day.

Increasingly, furnace anneals are being supplanted by Rapid Thermal Anneal (RTA) or Rapid Thermal Processing (RTP). The reason for this is the relatively long thermal cycles of furnaces causes dopants that are being activated, especially boron, to diffuse farther than is intended. RTP or RTA fixes this by having thermal cycles for each wafer that is of the order of minutes rather than hours for furnace anneals.

Thermal oxidation




Furnaces used for diffusion and thermal oxidation at LAAS technological facility in Toulouse, France.

In microfabrication, **thermal oxidation** is a way to produce a thin layer of oxide (usually silicon dioxide) on the surface of a wafer (semiconductor). The technique forces an oxidizing agent to diffuse into the wafer at high temperature and react with it. The rate of oxide growth is often predicted by the Deal-Grove model.

The chemical reaction

Thermal oxidation of silicon is usually performed at a temperature between 800 and 1200°C, resulting in so called **High Temperature Oxide** layer (HTO). It may use either water vapor (steam) or molecular oxygen as the oxidant; it is consequently called either *wet* or *dry* oxidation. The reaction is one of the following:



The oxidizing ambient may also contain several percent of hydrochloric acid (HCl). The chlorine removes metal ions that may occur in the oxide.

Thermal oxide incorporates silicon consumed from the substrate and oxygen supplied from the ambient. Thus, it grows both down into the wafer and up out of it. For every unit thickness of silicon consumed, 2.27 unit thicknesses of oxide will appear. Conversely, if a bare silicon surface is oxidized, 46% of the oxide thickness will lie below the original surface, and 54% above it.

Deal-Grove model

According to the commonly-used Deal-Grove model, the time t required to grow an oxide of thickness X_o , at a constant temperature, on a bare silicon surface, is:

$$t = \frac{X_o^2}{B} + \frac{X_o}{B/A}$$

where the constants A and B encapsulate the properties of the reaction and the oxide layer, respectively.

If a wafer that already contains oxide is placed in an oxidizing ambient, this equation must be modified by adding a corrective term τ , the time that would have been required to grow the pre-existing oxide under current conditions. This term may be found using the equation for t above.

Solving the quadratic equation for X_o yields:

$$X_o(t) = A/2 \cdot \left[\sqrt{1 + \frac{4B}{A^2}(t + \tau)} - 1 \right]$$

Oxidation technology

Most thermal oxidation is performed in furnaces, at temperatures between 800 and 1200°C. A single furnace accepts many wafers at the same time, in a specially designed quartz rack (called a "boat"). Historically, the boat entered the oxidation chamber from the side (this design is called "horizontal"), and held the wafers vertically, beside each other. However, many modern designs hold the wafers horizontally, above and below each other, and load them into the oxidation chamber from below.

Vertical furnaces stand higher than horizontal furnaces, so they may not fit into some microfabrication facilities. However, they help to prevent dust contamination. Unlike horizontal furnaces, in which falling dust can contaminate any wafer, vertical furnaces only allow it to fall on the top wafer in the boat.

Vertical furnaces also eliminate an issue that plagued horizontal furnaces: non-uniformity of grown oxide across the wafer. Horizontal furnaces typically have convection currents inside the tube which causes the bottom of the tube to be slightly colder than the top of the tube. As the wafers lie vertically in the tube the convection and the temperature gradient with it causes the top of the wafer to have a thicker oxide than the bottom of the wafer. Vertical furnaces solve this problem by having wafer sitting horizontally, and then having the gas flow in the furnace flowing from top to bottom, significantly dampening any thermal convections.

Vertical furnaces also allow the use of load locks to purge the wafers with nitrogen before oxidation to limit the growth of native oxide on the Si surface.

Oxide quality

Wet oxidation is preferred to dry oxidation for growing thick oxides, because of the higher growth rate. However, fast oxidation leaves more dangling bonds at the silicon interface, which produce quantum states for electrons and allow current to leak along the interface. (This is called a "dirty" interface.) Wet oxidation also yields a lower-density oxide, with lower dielectric strength.

The long time required to grow a thick oxide in dry oxidation makes this process impractical. Thick oxides are usually grown with a long wet oxidation bracketed by short dry ones (a *dry-wet-dry* cycle). The beginning and ending dry oxidations produce films of high-quality oxide at the outer and inner surfaces of the oxide layer, respectively.

Mobile metal ions can degrade performance of MOSFETs (sodium is of particular concern). However, chlorine can immobilize sodium by forming sodium chloride. Chlorine is often introduced by adding hydrogen chloride or trichloroethylene to the oxidizing medium. Its presence also increases the rate of oxidation.

Other notes

- Thermal oxidation can be performed on selected areas of a wafer, and blocked on others. Areas which are not to be oxidized are covered with a film of silicon nitride, which blocks diffusion of oxygen and water vapor. The nitride is removed after oxidation is complete. This process cannot produce sharp features, because lateral (parallel to the surface) diffusion of oxidant molecules under the nitride mask causes the oxide to protrude into the masked area.
- Because impurities dissolve differently in silicon and oxide, a growing oxide will selectively take up or reject dopants. This redistribution is governed by the segregation coefficient, which determines how strongly the oxide absorbs or rejects the dopant, and the diffusivity.
- The orientation of the silicon crystal affects oxidation. A $\langle 100 \rangle$ wafer oxidizes more slowly than a $\langle 111 \rangle$ wafer, but produces an electrically cleaner oxide interface.
- Thermal oxidation of any variety produces a higher-quality oxide, with a much cleaner interface, than chemical vapor deposition of oxide resulting in **Low Temperature Oxide** layer (reaction of TEOS at about 600 °C). However, the high temperatures required to produce High Temperature Oxide (HTO) restrict its usability. For instance, in MOSFET processes, thermal oxidation is never performed after the doping for the source and drain terminals is performed, because it would disturb the placement of the dopants.

Chapter- 6

Chemical Vapor Deposition




DC plasma (violet) enhances the growth of carbon nanotubes in this laboratory-scale PECVD apparatus.


Chemical vapor deposition (CVD) is a chemical process used to produce high-purity, high-performance solid materials. The process is often used in the semiconductor industry to produce thin films. In a typical CVD process, the wafer (substrate) is exposed to one or more volatile precursors, which react and/or decompose on the substrate surface to produce the desired deposit. Frequently, volatile by-products are also produced, which are removed by gas flow through the reaction chamber.

Microfabrication processes widely use CVD to deposit materials in various forms, including: monocrystalline, polycrystalline, amorphous, and epitaxial. These materials include: silicon, carbon fiber, carbon nanofibers, filaments, carbon nanotubes, SiO₂, silicon-germanium, tungsten, silicon carbide, silicon nitride, silicon oxynitride, titanium nitride, and various high-k dielectrics. The CVD process is also used to produce synthetic diamonds.

Types of chemical vapor deposition



Hot-wall thermal CVD (batch operation type)



Plasma assisted CVD

A number of forms of CVD are in wide use and are frequently referenced in the literature. These processes differ in the means by which chemical reactions are initiated (e.g., activation process) and process conditions.


- Classified by operating pressure
 - *Atmospheric pressure CVD* (APCVD) - CVD processes at atmospheric pressure.
 - *Low-pressure CVD* (LPCVD) - CVD processes at subatmospheric pressures. Reduced pressures tend to reduce unwanted gas-phase reactions and improve film uniformity across the wafer. Most modern CVD processes are either LPCVD or UHVCVD.
 - *Ultrahigh vacuum CVD* (UHVCVD) - CVD processes at a very low pressure, typically below 10^{-6} Pa ($\sim 10^{-8}$ torr). Note that in other fields, a lower division between high and ultra-high vacuum is common, often 10^{-7} Pa.
- Classified by physical characteristics of vapor
 - *Aerosol assisted CVD* (AACVD) - A CVD process in which the precursors are transported to the substrate by means of a liquid/gas aerosol, which can be generated ultrasonically. This technique is suitable for use with non-volatile precursors.
 - *Direct liquid injection CVD* (DLICVD) - A CVD process in which the precursors are in liquid form (liquid or solid dissolved in a convenient solvent). Liquid solutions are injected in a vaporization chamber towards injectors (typically car injectors). Then the precursor vapors are transported to the substrate as in classical CVD process. This technique is suitable for use on liquid or solid precursors. High growth rates can be reached using this technique.
- Plasma methods
 - *Microwave plasma-assisted CVD* (MPCVD)
 - *Plasma-Enhanced CVD* (PECVD) - CVD processes that utilize plasma to enhance chemical reaction rates of the precursors. PECVD processing allows deposition at lower temperatures, which is often critical in the manufacture of semiconductors.
 - *Remote plasma-enhanced CVD* (RPECVD) - Similar to PECVD except that the wafer substrate is not directly in the plasma discharge region. Removing the wafer from the plasma region allows processing temperatures down to room temperature.
- *Atomic layer CVD* (ALCVD) – Deposits successive layers of different substances to produce layered, crystalline films.
- *Combustion Chemical Vapor Deposition* (CCVD) - nGimat's proprietary Combustion Chemical Vapor Deposition process is an open-atmosphere, flame-based technique for depositing high-quality thin films and nanomaterials.
- *Hot wire CVD* (HWCVD) - also known as catalytic CVD (Cat-CVD) or hot filament CVD (HFCVD). Uses a hot filament to chemically decompose the source gases.

- *Metalorganic chemical vapor deposition (MOCVD)* - CVD processes based on metalorganic precursors.
- *Hybrid Physical-Chemical Vapor Deposition (HPCVD)* - Vapor deposition processes that involve both chemical decomposition of precursor gas and vaporization of a solid source.
- *Rapid thermal CVD (RTCVD)* - CVD processes that use heating lamps or other methods to rapidly heat the wafer substrate. Heating only the substrate rather than the gas or chamber walls helps reduce unwanted gas phase reactions that can lead to particle formation.
- *Vapor phase epitaxy (VPE)*

Substances commonly deposited for ICs

Polysilicon

Polycrystalline silicon is deposited from silane (SiH₄), using the following reaction:




This reaction is usually performed in LPCVD systems, with either pure silane feedstock, or a solution of silane with 70-80% nitrogen. Temperatures between 600 and 650 °C and pressures between 25 and 150 Pa yield a growth rate between 10 and 20 nm per minute. An alternative process uses a hydrogen-based solution. The hydrogen reduces the growth rate, but the temperature is raised to 850 or even 1050 °C to compensate.

Polysilicon may be grown directly with doping, if gases such as phosphine, arsine or diborane are added to the CVD chamber. Diborane increases the growth rate, but arsine and phosphine decrease it.

Silicon dioxide


Silicon dioxide (usually called simply "oxide" in the semiconductor industry) may be deposited by several different processes. Common source gases include silane and oxygen, dichlorosilane (SiCl₂H₂) and nitrous oxide (N₂O), or tetraethylorthosilicate (TEOS; Si(OC₂H₅)₄). The reactions are as follows:



The choice of source gas depends on the thermal stability of the substrate; for instance, aluminium is sensitive to high temperature. Silane deposits between 300 and 500 °C, dichlorosilane at around 900 °C, and TEOS between 650 and 750 °C, resulting in a layer of *low-temperature oxide* (LTO). However, silane produces a lower-quality oxide than the other methods (lower dielectric strength, for instance), and it deposits nonconformally. Any of these reactions may be used in LPCVD, but the silane reaction is

also done in APCVD. CVD oxide invariably has lower quality than thermal oxide, but thermal oxidation can only be used in the earliest stages of IC manufacturing.

Oxide may also be grown with impurities (alloying or "doping"). This may have two purposes. During further process steps that occur at high temperature, the impurities may diffuse from the oxide into adjacent layers (most notably silicon) and dope them. Oxides containing 5–15% impurities by mass are often used for this purpose. In addition, silicon dioxide alloyed with phosphorus pentoxide ("P-glass") can be used to smooth out uneven surfaces. P-glass softens and reflows at temperatures above 1000 °C. This process requires a phosphorus concentration of at least 6%, but concentrations above 8% can corrode aluminium. Phosphorus is deposited from phosphine gas and oxygen:




Glasses containing both boron and phosphorus (borophosphosilicate glass, BPSG) undergo viscous flow at lower temperatures; around 850 °C is achievable with glasses containing around 5 weight % of both constituents, but stability in air can be difficult to achieve. Phosphorus oxide in high concentrations interacts with ambient moisture to produce phosphoric acid. Crystals of BPO_4 can also precipitate from the flowing glass on cooling; these crystals are not readily etched in the standard reactive plasmas used to pattern oxides, and will result in circuit defects in integrated circuit manufacturing.

Besides these intentional impurities, CVD oxide may contain byproducts of the deposition process. TEOS produces a relatively pure oxide, whereas silane introduces hydrogen impurities, and dichlorosilane introduces chlorine.

Lower temperature deposition of silicon dioxide and doped glasses from TEOS using ozone rather than oxygen has also been explored (350 to 500 °C). Ozone glasses have excellent conformality but tend to be hygroscopic – that is, they absorb water from the air due to the incorporation of silanol (Si-OH) in the glass. Infrared spectroscopy and mechanical strain as a function of temperature are valuable diagnostic tools for diagnosing such problems.



Silicon nitride

Silicon nitride is often used as an insulator and chemical barrier in manufacturing ICs. The following two reactions deposit nitride from the gas phase:



Silicon nitride deposited by LPCVD contains up to 8% hydrogen. It also experiences strong tensile stress, which may crack films thicker than 200 nm. However, it has higher resistivity and dielectric strength than most insulators commonly available in microfabrication ($10^{16} \Omega\cdot\text{cm}$ and 10 MV/cm, respectively).

Another two reactions may be used in plasma to deposit SiNH:




These films have much less tensile stress, but worse electrical properties (resistivity 10^6 to $10^{15} \Omega \cdot \text{cm}$, and dielectric strength 1 to 5 MV/cm).


Metals

Some metals (notably aluminium and copper) are seldom or never deposited by CVD. As of 2010, a commercially, cost effective, viable CVD process for copper did not exist, though copper formate, copper(hfac)₂, Cu(II) ethyl acetoacetate, and other precursors have been used. Copper deposition of the metal has been done mostly by electroplating, in order to reduce the cost. Aluminum can be deposited from tri-isobutyl aluminium (TIBAL), tri ethyl/methyl aluminum (TEA, TMA), or dimethylaluminum hydride (DMAH), but physical vapor deposition methods are usually preferred.

However, CVD processes for molybdenum, tantalum, titanium, nickel, and tungsten are widely used. These metals can form useful silicides when deposited onto silicon. Mo, Ta and Ti are deposited by LPCVD, from their pentachlorides. Nickel, molybdenum, and tungsten can be deposited at low temperatures from their carbonyl precursors. In general, for an arbitrary metal *M*, the reaction is as follows:



The usual source for tungsten is tungsten hexafluoride, which may be deposited in two ways:



Chapter- 7

Physical Vapor Deposition

Physical vapor deposition (PVD) is a variety of vacuum deposition and is a general term used to describe any of a variety of methods to deposit thin films by the condensation of a vaporized form of the material onto various surfaces (e.g., onto semiconductor wafers). The coating method involves purely physical processes such as high temperature vacuum evaporation or plasma sputter bombardment rather than involving a chemical reaction at the surface to be coated as in chemical vapor deposition. The term physical vapor deposition appears originally in the 1966 book *Vapor Deposition* by CF Powell, JH Oxley and JM Blocher Jr, but Michael Faraday was using PVD to deposit coatings as far back as 1838.

Variants of PVD include, in order of increasing novelty:

Cathodic arc deposition

Cathodic arc deposition or **Arc-PVD** is a physical vapor deposition technique in which an electric arc is used to vaporize material from a cathode target. The vaporized material then condenses on a substrate, forming a thin film. The technique can be used to deposit metallic, ceramic, and composite films.

History

Industrial use of modern cathodic arc deposition technology originated in Soviet Union around 1960–1970. By the late 70's Soviet government released the use of this technology to the West. Among many designs in USSR at that time the design by L. P. Sablev, et al., was allowed to be used outside the USSR.

Process


The arc evaporation process begins with the striking of a high current, low voltage arc on the surface of a cathode (known as the target) that gives rise to a small (usually a few micrometres wide), highly energetic emitting area known as a cathode spot. The localised temperature at the cathode spot is extremely high (around 15000 °C), which results in a high velocity (10 km/s) jet of vapourised cathode material, leaving a crater behind on the cathode surface. The cathode spot is only active for a short period of time, then it self-extinguishes and re-ignites in a new area close to the previous crater. This behaviour causes the apparent motion of the arc.

As the arc is basically a current carrying conductor it can be influenced by the application of an electromagnetic field, which in practice is used to rapidly move the arc over the entire surface of the target, so that the total surface is eroded over time.

The arc has an extremely high power density resulting in a high level of ionization (30-100%), multiple charged ions, neutral particles, clusters and macro-particles (droplets). If a reactive gas is introduced during the evaporation process, dissociation, ionization and excitation can occur during interaction with the ion flux and a compound film will be deposited.

One downside of the arc evaporation process is that if the cathode spot stays at an evaporative point for too long it can eject a large amount of macro-particles or droplets. These droplets are detrimental to the performance of the coating as they are poorly adhered and can extend through the coating. Worse still if the cathode target material has a low melting point such as aluminium the cathode spot can evaporate through the target resulting in either the target backing plate material being evaporated or cooling water entering the chamber. Therefore magnetic fields as mentioned previously are used to control the motion of the arc. If cylindrical cathodes are used the cathodes can also be rotated during deposition. By not allowing the cathode spot to remain in one position too long aluminium targets can be used and the number of droplets is reduced. Some companies also use filtered arcs that use magnetic fields to separate the droplets from the coating flux.


Equipment design



Cathodic arc source (Sablev type)

Sablev type Cathodic arc source with magnet to steer the movement of arc spot

Sablev type Cathodic arc source, which is the most widely used in the West, consists of a short cylindrical shape electrical conductive target at cathode with one open end. This target has an electrically float metal ring surrounded working as an arc confinement ring. The anode for the system can be either the vacuum chamber wall or a discrete anode. Arc spots are generated by mechanical trigger (or igniter) striking on open end of the target making a temporarily short circuit between the cathode and anode. After the arc spots being generated they can be steered by magnetic field or move randomly in absence of magnetic field.



Aksenov's quarter-torus macroparticle filter

Aksenov Quarter-torus duct macroparticle filter using plasma optical principles which was developed by A. I. Morozov

The plasma beam from Cathodic Arc source contains some larger clusters of atoms or molecules (so called macro-particles), which prevent it from being useful for some applications without some kind of filtering. There are many designs for macro-particle filters and the most studied design is based on the work by I. I. Aksenov et al. in 70's. It consists of a quarter-torus duct bent at 90 degrees from the arc source and the plasma is guided out of the duct by principle of plasma optics.

There are also other interesting designs such as a design which incorporates a straight duct filter built-in with truncated cone shape cathode as reported by D. A. Karpov in the 90's. This design became quite popular among both the thin hard-film coaters and researchers in Russia and former USSR countries until now. Cathodic arc source can be made into the long tubular shape (extended-arc) or long rectangular shape but both designs are less popular.

Applications



Titanium Nitride (TiN) coated punches using Cathodic arc deposition technique



Aluminium Titanium Nitride (AlTiN) coated Endmills using Cathodic arc deposition technique



Aluminium Chromium Titanium Nitride (AlCrTiN) coated Hob using Cathodic arc deposition technique

Cathodic arc deposition is actively used to synthesize extremely hard film to protect the surface of cutting tools and extend their life significantly. A wide variety of thin hard-film, Superhard coatings and nanocomposite coatings can be synthesized by this technology including TiN, TiAlN, CrN, ZrN, AlCrTiN and TiAlSiN.

This is also used quite extensively particularly for carbon ion deposition to create diamond-like carbon films. Because the ions are blasted from the surface ballistically, it is common for not only single atoms, but larger clusters of atoms to be ejected. Thus, this kind of system requires a filter to remove atom clusters from the beam before deposition. The DLC film from filtered-arc contains extremely high percentage of sp^3 diamond which is known as tetrahedral amorphous carbon, or ta-C.

Filtered Cathodic arc can be used as metal ion/plasma source for *Ion implantation* and *Plasma Immersion Ion Implantation and Deposition (PIII&D)*.

Electron beam physical vapor deposition

Electron Beam Physical Vapor Deposition or **EBPVD** is a form of physical vapor deposition in which a target anode is bombarded with an electron beam given off by a charged tungsten filament under high vacuum. The electron beam causes atoms from the target to transform into the gaseous phase. These atoms then precipitate into solid form, coating everything in the vacuum chamber (within line of sight) with a thin layer of the anode material.

Introduction

Thin film deposition is a process applied in the semiconductor industry to grow electronic materials, in the aerospace industry to form thermal and chemical barrier coatings to protect surfaces against corrosive environments, in optics to impart the desired reflective and transmissive properties to a substrate and elsewhere in industry to modify surfaces to have a variety desired properties. The deposition process can be broadly classified into physical vapor deposition (PVD) and chemical vapor deposition (CVD). In CVD, the film growth takes place at high temperatures, leading to the formation of corrosive gaseous products, and it may leave impurities in the film. The PVD process can be carried out at lower deposition temperatures and without corrosive products, but deposition rates are typically lower. Electron beam physical vapor deposition, however, yields a high deposition rate from $0.1 \mu\text{m} / \text{min}$ to $100 \mu\text{m} / \text{min}$ at relatively low substrate temperatures, with very high material utilization efficiency. The schematic of an EBPVD system is shown in Fig 1.




Fig 1 Electron Beam Physical Vapor Deposition

Thin film deposition process

In an EBPVD system, the deposition chamber is evacuated to a pressure of 10^{-4} Torr. The material to be evaporated is in the form of ingots. There are as many as six electron guns, each having a power from tens to hundreds of kW. Electron beams can be generated by thermionic emission, field electron emission or the anodic arc method. The generated electron beam is accelerated to a high kinetic energy and focused towards the ingot. When the accelerating voltage is between 20 kV – 25 kV and the beam current is a few amperes, 85% of the kinetic energy of the electrons is converted into thermal energy as the beam bombards the surface of the ingot. The surface temperature of the ingot increases resulting in the formation of a liquid melt. Although some of incident electron energy is lost in the excitation of X-rays and secondary emission, the liquid ingot material evaporates under vacuum.

The ingot itself is enclosed in a copper crucible, which is cooled by water circulation. The level of molten liquid pool on the surface of the ingot is kept constant by vertical displacement of the ingot. The number of ingot feeders depends upon the material to be deposited. The evaporation rate may be of the order of 10^{-2} g/cm² sec.

Material evaporation methods

Refractory carbides like titanium carbide and borides like titanium boride and zirconium boride can evaporate without undergoing decomposition in the vapor phase. These compounds are deposited by direct evaporation. In this process these compounds, compacted in the form of an ingot, are evaporated in vacuum by the focused high energy electron beam and the vapors are directly condensed over the substrate.

Certain refractory oxides and carbides undergo fragmentation during their evaporation by the electron beam, resulting in a stoichiometry that is different from the initial material. For example, alumina, when evaporated by electron beam, dissociates into aluminum, AlO₃ and Al₂O. Some refractory carbides like silicon carbide and tungsten carbide decompose upon heating and the dissociated elements have different volatilities. These compounds can be deposited on the substrate either by reactive evaporation or by co-evaporation. In the reactive evaporation process, the metal is evaporated from the ingot by the electron beam. The vapors are carried by the reactive gas, which is oxygen in case of metal oxides or acetylene in case of metal carbides. When the thermodynamic conditions are met, the vapors react with the gas in the vicinity of the substrate to form films. Metal carbide films can also be deposited by co-evaporation. In this process, two ingots are used, one for metal and the other for carbon. Each ingot is heated with a different beam energy so that their evaporation rate can be controlled. As the vapors arrive at the surface, they chemically combine under proper thermodynamic conditions to form a metal carbide film.

The substrate

The substrate on which the film deposition takes place is ultrasonically cleaned and fastened to the substrate holder. The substrate holder is attached to the manipulator shaft. The manipulator shaft moves translationally to adjust the distance between the ingot source and the substrate. The shaft also rotates the substrate at a particular speed so that the film is uniformly deposited on the substrate. A negative bias D.C. voltage of 200 V – 400 V can be applied to the substrate. Often, focused high energy electrons from one of the electron guns or infrared light from heater lamps is used to preheat the substrate.

Ion beam assisted deposition

EBPVD systems are equipped with ion sources. These ion sources are used for substrate etching and cleaning, sputtering the target and controlling the microstructure of the substrate. The ion beams bombard the surface and alter the microstructure of the film. When the deposition reaction takes place on the hot substrate surface, the films can

develop an internal tensile stress due to the mismatch in the coefficient of thermal expansion between the substrate and the film. High energy ions can be used to bombard these ceramic thermal barrier coatings and change the tensile stress into compressive stress. Ion bombardment also increases the density of the film, changes the grain size and modifies amorphous films to polycrystalline films. Low energy ions are used for the surfaces of semiconductor films.

Advantages of EBPVD

The deposition rate in this process can be as low as 1 nm per minute to as high as few micrometers per minute. The material utilization efficiency is high relative to other methods and the process offers structural and morphological control of films. Due to the very high deposition rate, this process has potential industrial application for wear resistant and thermal barrier coatings in aerospace industries, hard coatings for cutting and tool industries, and electronic and optical films for semiconductor industries.

Disadvantages of EBPVD

EBPVD is a line-of-sight of deposition process. The translational and rotational motion of the shaft helps for coating the outer surface of complex geometries, but this process cannot be used to coat the inner surface of complex geometries. Another potential problem is that filament degradation in the electron gun results in a non-uniform evaporation rate.

Evaporation (deposition)



Evaporation machine used for metallization at LAAS technological facility in Toulouse, France.

Evaporation is a common method of thin film deposition. The source material is evaporated in a vacuum. The vacuum allows vapor particles to travel directly to the target object (substrate), where they condense back to a solid state. Evaporation is used in microfabrication, and to make macro-scale products such as metallized plastic film.

Physical principle

Evaporation involves two basic processes: a hot source material evaporates and condenses on the substrate. It resembles the familiar process by which liquid water appears on the lid of a boiling pot. However, the gaseous environment and heat source are different.

Evaporation takes place in a vacuum, i.e. vapors other than the source material are almost entirely removed before the process begins. In high vacuum (with a long mean free path), evaporated particles can travel directly to the deposition target without colliding with the background gas. (By contrast, in the boiling pot example, the water vapor pushes the air out of the pot before it can reach the lid.) At a typical pressure of 10^{-4} Pa, an 0.4-nm particle has a mean free path of 60 m. Hot objects in the evaporation chamber, such as heating filaments, produce unwanted vapors that limit the quality of the vacuum.

Evaporated atoms that collide with foreign particles may react with them; for instance, if aluminium is deposited in the presence of oxygen, it will form aluminium oxide. They also reduce the amount of vapor that reaches the substrate, which makes the thickness difficult to control.

Evaporated materials deposit nonuniformly if the substrate has a rough surface (as integrated circuits often do). Because the evaporated material attacks the substrate mostly from a single direction, protruding features block the evaporated material from some areas. This phenomenon is called "shadowing" or "step coverage."

When evaporation is performed in poor vacuum or close to atmospheric pressure, the resulting deposition is generally non-uniform and tends not to be a continuous or smooth film. Rather, the deposition will appear fuzzy.

Equipment

Any evaporation system includes a vacuum pump. It also includes an energy source that evaporates the material to be deposited. Many different energy sources exist:

- In the *thermal* method, metal wire is fed onto heated semimetal (ceramic) evaporators known as "boats" due to their shape. A pool of melted metal forms in the boat cavity and evaporates into a cloud above the source. Alternatively the source material is placed in a crucible, which is radiatively heated by an electric filament, or the source material may be hung from the filament itself (*filament evaporation*).
 - Molecular beam epitaxy is an advanced form of thermal evaporation.
- In the *electron-beam* method, the source is heated by an electron beam with an energy up to 15 keV.
- In *flash evaporation*, a fine wire of source material is fed continuously onto a hot ceramic bar, and evaporates on contact.

- *Resistive evaporation* is accomplished by passing a large current through a resistive wire or foil containing the material to be deposited.

Some systems mount the substrate on an out-of-plane planetary mechanism. The mechanism rotates the substrate simultaneously around two axes, to reduce shadowing.

Optimization

- Purity of the deposited film depends on the quality of the vacuum, and on the purity of the source material.
- The thickness of the film will vary due to the geometry of the evaporation chamber. Collisions with residual gases aggravate nonuniformity of thickness.
- Filament and resistive evaporation cannot deposit thick films, because the size of the filament limits the amount of material that can be deposited. However, flash evaporation and methods that use crucibles can deposit thick films.
- In order to deposit a material, the evaporation system must be able to melt it. This makes refractory materials such as tungsten hard to deposit by methods that do not use electron-beam heating.
- Electron-beam evaporation allows tight control of the evaporation rate. Thus, an electron-beam system with multiple beams and multiple sources can deposit a chemical compound or composite material of known composition.
- Step coverage

Applications

An important example of an evaporative process is the production of aluminized PET film packaging film in a roll-to-roll web system. Often, the aluminum layer in this material is not thick enough to be entirely opaque since a thinner layer can be deposited more cheaply than a thick one. The main purpose of the aluminum is to isolate the product from the external environment by creating a barrier to the passage of light, oxygen, or water vapor.


Evaporation is commonly used in microfabrication to deposit metal films.

Comparison to other deposition methods


- Alternatives to evaporation, such as sputtering and chemical vapor deposition, have better step coverage. This may be an advantage or disadvantage, depending on the desired result.
- Sputtering tends to deposit material more slowly than evaporation.
- Sputtering uses a plasma, which produces many high-speed atoms that bombard the substrate and may damage it. Evaporated atoms have a Maxwellian energy distribution, determined by the temperature of the source, which reduces the number of high-speed atoms. However, electron beams tend to produce X-rays

(Bremsstrahlung) and stray electrons, each of which can also damage the substrate.

Pulsed laser deposition



A plume ejected from a SrRuO_3 target during pulsed laser deposition.



One possible configuration of a PLD deposition chamber.

Pulsed laser deposition (PLD) is a thin film deposition (specifically a physical vapor deposition, PVD) technique where a high power pulsed laser beam is focused inside a vacuum chamber to strike a target of the material that is to be deposited. This material is vaporized from the target (in a plasma plume) which deposits it as a thin film on a substrate (such as a silicon wafer facing the target). This process can occur in ultra high vacuum or in the presence of a background gas, such as oxygen which is commonly used when depositing oxides to fully oxygenate the deposited films.

While the basic-setup is simple relative to many other deposition techniques, the physical phenomena of laser-target interaction and film growth are quite complex. When the laser pulse is absorbed by the target, energy is first converted to electronic excitation and then into thermal, chemical and mechanical energy resulting in evaporation, ablation, plasma formation and even exfoliation . The ejected species expand into the surrounding vacuum in the form of a plume containing many energetic species including atoms, molecules, electrons, ions, clusters, particulates and molten globules, before depositing on the typically hot substrate.

Process

The detailed mechanisms of PLD are very complex including the ablation process of the target material by the laser irradiation, the development of a plasma plume with high energetic ions, electrons as well as neutrals and the crystalline growth of the film itself on the heated substrate. The process of PLD can generally be divided into four stages:

- Laser ablation of the target material and creation of a plasma
- Dynamic of the plasma
- Deposition of the ablation material on the substrate
- Nucleation and growth of the film on the substrate surface

Each of these steps is crucial for the crystallinity, uniformity and stoichiometry of the resulting film.

Laser ablation of the target material and creation of a plasma

The ablation of the target material upon laser irradiation and the creation of plasma are very complex processes. The removal of atoms from the bulk material is done by vaporization of the bulk at the surface region in a state of non-equilibrium and is caused by a Coulomb explosion. In this the incident laser pulse penetrates into the surface of the material within the penetration depth. This dimension is dependent on the laser wavelength and the index of refraction of the target material at the applied laser wavelength and is typically in the region of 10 nm for most materials. The strong electrical field generated by the laser light is sufficiently strong to remove the electrons from the bulk material of the penetrated volume. This process occurs within 10 ps of a ns laser pulse and is caused by non-linear processes such as multiphoton ionization which are enhanced by microscopic cracks at the surface, voids, and nodules, which increase the electric field. The free electrons oscillate within the electromagnetic field of the laser light and can collide with the atoms of the bulk material thus transferring some of their energy to the lattice of the target material within the surface region. The surface of the target is then heated up and the material is vaporized.

Dynamic of the plasma

In the second stage the material expands in a plasma parallel to the normal vector of the target surface towards the substrate due to Coulomb repulsion and recoil from the target surface. The spatial distribution of the plume is dependent on the background pressure inside the PLD chamber. The density of the plume can be described by a $\cos^n(x)$ law with a shape similar to a Gaussian curve. The dependency of the plume shape on the pressure can be described in three stages:

- The vacuum stage, where the plume is very narrow and forward directed; almost no scattering occurs with the background gases.

- The intermediate region where a splitting of the high energetic ions from the less energetic species can be observed. The time-of-flight (TOF) data can be fitted to a shock wave model; however, other models could also be possible.
- High pressure region where we find a more diffusion-like expansion of the ablated material. Naturally this scattering is also dependent on the mass of the background gas and can influence the stoichiometry of the deposited film.

The most important consequence of increasing the background pressure is the slowing down of the high energetic species in the expanding plasma plume. It has been shown that particles with kinetic energies around 50 eV can resputter the film already deposited on the substrate. This results in a lower deposition rate and can furthermore result in a change in the stoichiometry of the film.

Deposition of the ablation material on the substrate

The third stage is important to determine the quality of the deposited films. The high energetic species ablated from the target are bombarding the substrate surface and may cause damage to the surface by sputtering off atoms from the surface but also by causing defect formation in the deposited film. The sputtered species from the substrate and the particles emitted from the target form a collision region, which serves as a source for condensation of particles. When the condensation rate is high enough, a thermal equilibrium can be reached and the film grows on the substrate surface at the expense of the direct flow of ablation particles and the thermal equilibrium obtained..

Nucleation and growth of the film on the substrate surface

The nucleation process and growth kinetics of the film depend on several growth parameters including:

- *Laser parameters* – several factors such as the laser fluence [Joule/cm^2], laser energy, and ionization degree of the ablated material will affect the film quality, the stoichiometry, and the deposition flux. Generally, the nucleation density increases when the deposition flux is increased.
- *Surface temperature* – The surface temperature has a large affect on the nucleation density. Generally, the nucleation density decreases as the temperature is increased.
- *Substrate surface* – The nucleation and growth can be affected by the surface preparation (such as chemical etching), the miscut of the substrate, as well as the roughness of the substrate.
- *Background pressure* – Common in oxide deposition, an oxygen background is needed to ensure stoichiometric transfer from the target to the film. If, for example, the oxygen background is too low, the film will grow off stoichiometry which will affect the nucleation density and film quality.

In PLD, a large supersaturation occurs on the substrate during the pulse duration. The pulse lasts around 10–40 microseconds depending on the laser parameters. This high

supersaturation causes a very large nucleation density on the surface as compared to Molecular Beam Epitaxy or Sputtering Deposition. This nucleation density increases the smoothness of the deposited film.

In PLD, [depending on the deposition parameters above] three growth modes are possible:

- *Step-flow growth* – All substrates have a miscut associated with the crystal. These miscuts give rise to atomic steps on the surface. In step-flow growth, atoms land on the surface and diffuse to a step edge before they have a chance to nucleate a surface island. The growing surface is viewed as steps traveling across the surface. This growth mode is obtained by deposition on a high miscut substrate, or depositing at elevated temperatures
- *Layer-by-layer growth* – In this growth mode, islands nucleate on the surface until a critical island density is reached. As more material is added, the islands continue to grow until the islands begin to run into each other. This is known as coalescence. Once coalescence is reached, the surface has a large density of pits. When additional material is added to the surface the atoms diffuse into these pits to complete the layer. This process is repeated for each subsequent layer.
- *3D growth* – This mode is similar to the layer-by-layer growth, except that once an island is formed an additional island will nucleate on top of the 1st island. Therefore the growth does not persist in a layer by layer fashion, and the surface roughens each time material is added.

History

Pulsed laser deposition is only one of many thin film deposition techniques. Other methods include molecular beam epitaxy (MBE), chemical vapor deposition (CVD), sputter deposition (RF, Magnetron, and ion beam). The history of laser-assisted film growth started soon after the technical realization of the first laser in 1960 by Maiman. Smith and Turner utilized a ruby laser to deposit the first thin films in 1965, three years after Breech and Cross studied the laser-vaporization and excitation of atoms from solid surfaces. However, the deposited films were still inferior to those obtained by other techniques such as chemical vapor deposition and molecular beam epitaxy. In the early 1980s, a few research groups (mainly in the former USSR) achieved remarkable results on manufacturing of thin film structures utilizing laser technology. The breakthrough came in 1987 when Dijkkamp and Venkatesan were able to laser deposit a thin film of $\text{YBa}_2\text{Cu}_3\text{O}_7$, a high temperature superconductive material, which was of more superior quality than films deposited with alternative techniques. Since then, the technique of Pulsed Laser Deposition has been utilized to fabricate high quality crystalline films. The deposition of ceramic oxides, nitride films, metallic multilayers and various superlattices has been demonstrated. In the 1990s the development of new laser technology, such as lasers with high repetition rate and short pulse durations, made PLD a very competitive tool for the growth of thin, well defined films with complex stoichiometry.


Technical aspects

There are many different arrangements to build a deposition chamber for PLD. The target material which is evaporated by the laser is normally found as a rotating disc attached to a support. However, it can also be sintered into a cylindrical rod with rotational motion and a translational up and down movement along its axis. This special configuration allows not only the utilization of a synchronized reactive gas pulse but also of a multicomponent target rod with which films of different multilayers can be created.

Some factors that influence deposition thickness:

- Target material
- Pulse energy of laser
- Distance from target to substrate
- Type of gas and pressure in chamber (oxygen, argon, etc.)

Sputter deposition



Sputter deposition is a physical vapor deposition (PVD) method of depositing thin films by sputtering, that is ejecting, material from a "target," that is source, which then deposits onto a "substrate," such as a silicon wafer. Resputtering is re-emission of the deposited material during the deposition process by ion or atom bombardment. Sputtered atoms ejected from the target have a wide energy distribution, typically up to tens of eV (100000 K). The sputtered ions (typically only a small fraction — order 1% — of the ejected particles are ionized) can ballistically fly from the target in straight lines and impact energetically on the substrates or vacuum chamber (causing resputtering). Alternatively, at higher gas pressures, the ions collide with the gas atoms that act as a moderator and move diffusively, reaching the substrates or vacuum chamber wall and


condensing after undergoing a random walk. The entire range from high-energy ballistic impact to low-energy thermalized motion is accessible by changing the background gas pressure. The sputtering gas is often an inert gas such as argon. For efficient momentum transfer, the atomic weight of the sputtering gas should be close to the atomic weight of the target, so for sputtering light elements neon is preferable, while for heavy elements krypton or xenon are used. Reactive gases can also be used to sputter compounds. The compound can be formed on the target surface, in-flight or on the substrate depending on the process parameters. The availability of many parameters that control sputter deposition make it a complex process, but also allow experts a large degree of control over the growth and microstructure of the film.

Uses of sputtering

Sputtering is used extensively in the semiconductor industry to deposit thin films of various materials in integrated circuit processing. Thin antireflection coatings on glass for optical applications are also deposited by sputtering. Because of the low substrate temperatures used, sputtering is an ideal method to deposit contact metals for thin-film transistors. Perhaps the most familiar products of sputtering are low-emissivity coatings on glass, used in double-pane window assemblies. The coating is a multilayer containing silver and metal oxides such as zinc oxide, tin oxide, or titanium dioxide. Sputtering is also used to metalize plastics such as potato chip bags. A large industry has developed around tool bit coating using sputtered nitrides, such as titanium nitride, creating the familiar gold colored hard coat. Sputtering is also used as the process to deposit the metal (e.g. aluminium) layer during the fabrication of CD and DVD discs.

Hard disk surfaces use sputtered CrO_x and other sputtered materials. Sputtering is one of the main processes of manufacturing optical waveguides and is another way for making efficient photovoltaic solar cells.

Comparison with other deposition methods



A typical ring-geometry sputter target, here gold showing the cathode made of the material to be deposited, the anode counter-electrode and an outer ring meant to prevent sputtering of the hearth that holds the target.


An important advantage of sputter deposition is that even materials with very high melting points are easily sputtered while evaporation of these materials in a resistance evaporator or Knudsen cell is problematic or impossible. Sputter deposited films have a composition close to that of the source material. The difference is due to different elements spreading differently because of their different mass (light elements are deflected more easily by the gas) but this difference is constant. Sputtered films typically have a better adhesion on the substrate than evaporated films. A target contains a large amount of material and is maintenance free making the technique suited for ultrahigh vacuum applications. Sputtering sources contain no hot parts (to avoid heating they are typically water cooled) and are compatible with reactive gases such as oxygen. Sputtering can be performed top-down while evaporation must be performed bottom-up. Advanced processes such as epitaxial growth are possible.

Some disadvantages of the sputtering process are that the process is more difficult to combine with a lift-off process for structuring the film. This is because the diffuse transport, characteristic of sputtering, makes a full shadow impossible. Thus, one cannot fully restrict where the atoms go, which can lead to contamination problems. Also, active control for layer-by-layer growth is difficult compared to pulsed laser deposition and inert sputtering gases are built into the growing film as impurities.

Types of sputter deposition

Sputtering sources are usually magnetrons that utilize strong electric and magnetic fields to trap electrons close to the surface of the magnetron, which is known as the target. The electrons follow helical paths around the magnetic field lines undergoing more ionizing collisions with gaseous neutrals near the target surface than would otherwise occur. The sputter gas is inert, typically argon. The extra argon ions created as a result of these collisions leads to a higher deposition rate. It also means that the plasma can be sustained at a lower pressure. The sputtered atoms are neutrally charged and so are unaffected by the magnetic trap. Charge build-up on insulating targets can be avoided with the use of **RF sputtering** where the sign of the anode-cathode bias is varied at a high rate. RF sputtering works well to produce highly insulating oxide films but only with the added expense of RF power supplies and impedance matching networks. Stray magnetic fields leaking from ferromagnetic targets also disturb the sputtering process. Specially designed sputter guns with unusually strong permanent magnets must often be used in compensation.

Ion-beam sputtering



A magnetron sputter gun showing the target-mounting surface, the vacuum feedthrough, the power connector and the water lines. This design uses a disc target as opposed to the ring geometry illustrated above.


Ion-beam sputtering (IBS) is a method in which the target is external to the ion source. A source can work without any magnetic field like in a hot filament ionization gauge. In a Kaufman source ions are generated by collisions with electrons that are confined by a magnetic field as in a magnetron. They are then accelerated by the electric field emanating from a grid toward a target. As the ions leave the source they are neutralized by electrons from a second external filament. IBS has an advantage in that the energy and flux of ions can be controlled independently. Since the flux that strikes the target is composed of neutral atoms, either insulating or conducting targets can be sputtered. IBS has found application in the manufacture of thin-film heads for disk drives. A pressure gradient between the ion source and the sample chamber is generated by placing the gas inlet at the source and shooting through a tube in into the sample chamber. This saves gas and reduces contamination in UHV applications. The principal drawback of IBS is the large amount of maintenance required to keep the ion source operating.

Reactive sputtering

In reactive sputtering, the deposited film is formed by chemical reaction between the target material and a gas which is introduced into the vacuum chamber. Oxide and nitride films are often fabricated using reactive sputtering. The composition of the film can be controlled by varying the relative pressures of the inert and reactive gases. Film stoichiometry is an important parameter for optimizing functional properties like the stress in SiN_x and the index of refraction of SiO_x . The transparent indium tin oxide conductor that is used in optoelectronics and solar cells is made by reactive sputtering.

Ion-assisted deposition

In ion-assisted deposition (IAD), the substrate is exposed to a secondary ion beam operating at a lower power than the sputter gun. Usually a Kaufman source like that used in IBS supplies the secondary beam. IAD can be used to deposit carbon in diamond-like form on a substrate. Any carbon atoms landing on the substrate which fail to bond properly in the diamond crystal lattice will be knocked off by the secondary beam. NASA used this technique to experiment with depositing diamond films on turbine blades in the 1980s. IAS is used in other important industrial applications such as creating tetrahedral amorphous carbon surface coatings on hard disk platters and hard transition metal nitride coatings on medical implants.



Comparison of target utilization via HiTUS process - 95%

High-target-utilization sputtering

Sputtering may also be performed by remote generation of a high density plasma. The plasma is generated in a side chamber opening into the main process chamber, containing the target and the substrate to be coated. As the plasma is generated remotely, and not from the target itself (as in conventional magnetron sputtering), the ion current to the target is independent of the voltage applied to the target.

High-power impulse magnetron sputtering (HIPIMS)

HIPIMS is a method for physical vapor deposition of thin films which is based on magnetron sputter deposition. HIPIMS utilizes extremely high power densities of the order of kW/cm^2 in short pulses (impulses) of tens of microseconds at low duty cycle of $< 10\%$.

Gas flow sputtering

The process makes use of the hollow cathode effect, by which also hollow cathode lamp are operated. In gas flow sputtering a working gas like argon is led through an opening in a metal subjected to a negative electrical potential. Enhanced plasma densities occur in the hollow cathode, if the pressure in the chamber p and a characteristic dimension L of the hollow cathode obey the Paschen relation $0.5 \text{ Pa}\cdot\text{m} < p\cdot L < 5 \text{ Pa}\cdot\text{m}$. This causes a high flux of ions on the surrounding surfaces and a large sputter effect. The hollow-cathode based gas flow sputtering may thus be associated with large deposition rates up to values of a few $\mu\text{m}/\text{min}$.

Structure and morphology

In 1974 J. A. Thornton applied the structure zone model for the description of thin film morphologies to sputter deposition. In a study on metallic layers prepared by DC sputtering, he extended the structure zone concept initially introduced by Movchan and Demchishin for evaporated films. Thornton introduced a further structure zone T, which was observed at low argon pressures and characterized by densely packed fibrous grains. The most important point of this extension was to emphasize the pressure p as a decisive process parameter. In particular, if hyperthermal techniques like sputtering etc. are used for the sublimation of source atoms, the pressure governs via the mean free path the energy distribution with which they impinge on the surface of the growing film. Next to the deposition temperature T_d the chamber pressure or mean free path should thus always be specified when considering a deposition process.

Since sputter deposition belongs to the group of plasma-assisted processes, next to neutral atoms also charged species (like argon ions) hit the surface of the growing film, and this component may exert a large effect. Denoting the fluxes of the arriving ions and atoms by J_i and J_a , it turned out that the magnitude of the J_i/J_a ratio plays a decisive role on the microstructure and morphology obtained in the film. The effect of ion

bombardment may quantitatively be derived from structural parameters like preferred orientation of crystallites or texture and from the state of residual stress. It has been shown recently that textures and residual stresses may arise in gas-flow sputtered Ti layers that compare to those obtained in macroscopic Ti work pieces subjected to a severe plastic deformation by shot peening.

PVD is used in the manufacture of items including semiconductor devices, aluminized PET film for balloons and snack bags, and coated cutting tools for metalworking. Besides PVD tools for fabrication special smaller tools mainly for scientific purposes have been developed. They mainly serve the purpose of extreme thin films like atomic layers and are used mostly for small substrates. A good example are mini e-beam evaporators which can deposit monolayers of virtually all materials with melting points up to 3500°C.


Some of the techniques used to measure the physical properties of PVD coatings are:

- Calo tester: coating thickness test
- Nanoindentation: hardness test for thin-film coatings
- Pin on disc tester: wear and friction coefficient test
- Scratch tester: coating adhesion test

Chapter- 8

Molecular Beam Epitaxy & Chemical-Mechanical Planarization

Molecular beam epitaxy



The Molecular Beam Epitaxy System in the William R. Wiley Environmental Molecular Sciences Laboratory is used to grow and characterize thin crystalline films of oxides and ceramics to understand in detail the chemistry that occurs on oxides and ceramic surfaces.

Molecular beam epitaxy (MBE) is one of several methods of depositing single crystals. It was invented in the late 1960s at Bell Telephone Laboratories by J. R. Arthur and Alfred Y. Cho.

Method

Molecular beam epitaxy takes place in high vacuum or ultra high vacuum (10^{-8} Pa). The most important aspect of MBE is the slow deposition rate (typically less than 1000 nm per hour), which allows the films to grow epitaxially. The slow deposition rates require proportionally better vacuum to achieve the same impurity levels as other deposition techniques.

In solid-source MBE, ultra-pure elements such as gallium and arsenic are heated in separate quasi-Knudsen effusion cells until they begin to slowly sublime. The gaseous elements then condense on the wafer, where they may react with each other. In the example of gallium and arsenic, single-crystal gallium arsenide is formed. The term "beam" means that evaporated atoms do not interact with each other or vacuum chamber gases until they reach the wafer, due to the long mean free paths of the atoms.

During operation, reflection high energy electron diffraction (RHEED) is often used for monitoring the growth of the crystal layers. A computer controls shutters in front of each furnace, allowing precise control of the thickness of each layer, down to a single layer of atoms. Intricate structures of layers of different materials may be fabricated this way. Such control has allowed the development of structures where the electrons can be confined in space, giving quantum wells or even quantum dots. Such layers are now a critical part of many modern semiconductor devices, including semiconductor lasers and light-emitting diodes.

In systems where the substrate needs to be cooled, the ultra-high vacuum environment within the growth chamber is maintained by a system of cryopumps, and cryopanel, chilled using liquid nitrogen or cold nitrogen gas to a temperature close to 77 Kelvin (−196 degrees Celsius). Cryogenic temperatures act as a sink for impurities in the vacuum, so vacuum levels need to be several orders of magnitude better to deposit films under these conditions. In other systems, the wafers on which the crystals are grown may be mounted on a rotating platter which can be heated to several hundred degrees Celsius during operation.

Molecular beam epitaxy is also used for the deposition of some types of organic semiconductors. In this case, molecules, rather than atoms, are evaporated and deposited onto the wafer. Other variations include gas-source MBE, which resembles chemical vapor deposition.

ATG instability


The **ATG** (Asaro-Tiller-Grinfeld) instability, also known as the Grinfeld instability, is an elastic instability often encountered during molecular beam epitaxy. If there is a mismatch between the lattice sizes of the growing film and the supporting crystal, elastic energy will be accumulated in the growing film. At some critical height, the free energy of the film can be lowered if the film breaks into isolated islands, where the tension can be relaxed laterally. The critical height depends on Young's moduli, mismatch size, and surface tensions.

Some applications for this instability have been researched, such as the self-assembly of quantum dot. This community uses the name of Stranski–Krastanov growth for ATG.

Chemical-mechanical planarization

Chemical Mechanical Polishing/Planarization is a process of smoothing surfaces with the combination of chemical and mechanical forces. It can be thought of as a hybrid of chemical etching and free abrasive polishing.

Description



functional principle of CMP

The process uses an abrasive and corrosive chemical slurry (commonly a colloid) in conjunction with a polishing pad and retaining ring, typically of a greater diameter than the wafer. The pad and wafer are pressed together by a dynamic polishing head and held in place by a plastic retaining ring. The dynamic polishing head is rotated with different axes of rotation (i.e., not concentric). This removes material and tends to even out any irregular topography, making the wafer flat or planar. This may be necessary in order to set up the wafer for the formation of additional circuit elements. For example, this might be necessary in order to bring the entire surface within the depth of field of a

photolithography system, or to selectively remove material based on its position. Typical depth-of-field requirements are down to Angstrom levels for the latest 65 nm technology.

Working Principles

Typical CMP tools, such as the ones seen on the next page (Figures 1) consist of a rotating and extremely flat platen which is covered by a pad. The wafer that is being polished is mounted upside-down in a carrier/spindle on a backing film. The retaining ring (Figure 1) keeps the wafer in the correct horizontal position. During the process of loading and unloading the wafer onto the tool, the wafer is held by vacuum by the carrier to prevent unwanted particles from building up on the wafer surface. A slurry introduction mechanism deposits the slurry on the pad, this is represented by the slurry supply in Figure 1. Both the platen and the carrier are then rotated and the carrier is kept oscillating as well; this can be better seen in the top view of Figure 2. A downward pressure/down force is applied to the carrier, pushing it against the pad; typically the down force is an average force, but local pressure is needed for the removal mechanisms. Down force depends on the contact area which, in turn, is dependent on the structures of both the wafer and the pad. Typically the pads have a roughness of 50 μ m; contact is made by asperities (which typically are the high points on the wafer) and, as a result, the contact area is only a fraction of the wafer area. In CMP, the mechanical properties of the wafer itself must be considered too. If the wafer has a slightly bowed structure, the pressure will be greater on the edges than it would on the center, which causes non-uniform polishing. In order to compensate for the wafer bow, pressure can be applied to the wafer's backside which, in turn, will equalize the centre-edge differences. The pads used in the CMP tool should be rigid in order to uniformly polish the wafer surface. However, these rigid pads must be kept in alignment with the wafer at all times. Therefore, real pads are often just stacks of soft and hard materials that conform to wafer topography to some extent. Generally, these pads are made from porous polymeric materials with a pore size between 30-50 μ m, are consumed in the process, and must be regularly reconditioned. In most cases the pads are very much proprietary, and are usually referred to by their trademark names rather than their chemical or other properties.

Usage in semiconductor fabrication

Before about 1990 CMP was looked on as too "dirty" to be included in high-precision fabrication processes, since abrasion tends to create particles and the abrasives themselves are not without impurities. Since that time, the integrated circuit industry has moved from aluminium to copper conductors. This required the development of an *additive patterning* process, which relies on the unique abilities of CMP to remove material in a planar and uniform fashion and to stop repeatably at the interface between copper and oxide insulating layers. Adoption of this process has made CMP processing much more widespread. In addition to aluminum and copper, CMP processes have been developed for polishing tungsten, silicon dioxide, and (recently) carbon nanotubes.

Limitations of CMP

Nowadays, several limitations of CMP appear during the polishing process. A new technology needs to be optimized. Consequently, this process is immaturity requiring an increase of wafer metrology to attain the desired results. In addition, it was discovered that CMP process has several potential defects, such as, stress cracking, delaminating at weak interfaces, and corrosive attacks from slurry chemicals. The oxide polishing process, which is the oldest and most used in today's industry, has one problem: a lack of end points creates blind spot polishing, making it hard to determine when the desired amount of material has been removed or the desired degree of planarization has been obtained. If the oxide layer has not been sufficiently thinned and/or the desired degree of planarity has not been obtained during this process, then the wafer must be repolished. If the oxide thickness is too thin or too non-uniform, then the wafer must be reworked. Obviously, this method is time-consuming and costly since technicians have to be more attentive while performing this process.

Application

Shallow trench isolation, a process used to fabricate semiconductor devices, is a technique used to enhance the isolation between devices and active areas. Moreover, STI has a higher degree of planarity making it essential in photolithographic applications, depth of focus budget by decreasing minimum line width. To planarize shallow trenches, a common method should be used such as the combination of resist etching-back (REB) and chemical mechanical polishing (CMP). This process comes in a sequence pattern as follows. First, the isolation trench pattern is transferred to the silicon wafer. Oxide is deposited on the wafer in the shape of trenches. A photo mask, composed of silicon nitrate, is patterned on the top of this sacrificial oxide. A second layer is added to the wafer to create a planar surface. After that, the silicon is thermally oxidized, so the oxide grows in regions where there is no SiN₄ and the growth is between 0.5 and 1.0 μm thick. Since the oxidizing species such as water or oxygen are unable to diffuse through the mask, the nitride prevents the oxidation. Next, the etching process is used to etch the wafer and leave a small amount of oxide in the active areas. In the end, CMP is used to polish the SiO₂ overburden with an oxide on the active area.

Chapter- 9

Adhesive Bonding

Adhesive bonding (also referred to as gluing or glue bonding) describes a wafer bonding technique with applying an intermediate layer to connect substrates of different materials. These produced connections can be soluble or insoluble. Adhesives specialized for MEMS or electronic component production are commercially available especially the wide established SU-8 and Benzocyclobuten (BCB). The adhesive layer can be organic or inorganic and is deposited on one or both substrate surfaces.

The procedure enables bonding temperatures from 1000 °C down to room temperature. The most important process parameters for achieving a high bonding strength are:

- adhesive material
- coating thickness
- bonding temperature
- processing time
- chamber pressure
- tool pressure

Adhesive bonding has the advantage of relatively low bonding temperature as well as the absence of electric voltage and current. Based on the fact that the wafers are not in direct contact, this procedure enables the use of different substrates, e.g. silicon, glass, metals and other semiconductor materials. The drawback is that small structures become wider during patterning what hampers the production of an accurate intermediate layer with tight dimension control. Further, the possibility of corrosion due to out-gassed products, thermal instability and penetration of moisture limits the reliability of the bonding process. Another disadvantage is the missing possibility of hermetically sealed encapsulation due to higher permeability of gas and water molecules while using organic materials.

Overview

The adhesive bonding with organic materials, i.e. BCB or SU-8, has simple process properties and the ability to form high aspect ratio micro structures. The bonding

procedure is based on polymerization reaction of organic molecules to form long polymer chains during annealing. This cross-link reaction forms BCB and SU-8 to a solid polymer layer.

The intermediate layer is applied by spin-on, spray-on, screen-printing, embossing, dispensing or block printing on one or two substrate surfaces. The adhesive layer thickness depends on the viscosity, rotational speed and the applied tool pressure. The procedural steps of adhesive bonding are divided into the following:

1. Cleaning and pre-treatment of substrates surfaces
2. Application of adhesive, solvent or other intermediate layers
3. Contacting substrates
4. Hardening intermediate layer

The most established adhesives are polymers that enable connections of different materials at temperatures ≤ 200 °C. Due to these low process temperature metal electrodes, electronics and various micro-structures can be integrated on the wafer. The structuring of polymers as well as the realization of cavities over movable elements are possible using photo-lithography or dry etching.

The hardening conditions depend on the used materials. Hardening of the adhesives are possible:

- at room temperature
- through heating cycles
- using UV light
- by applying pressure

SU-8

Overview

SU-8 is a 3 component UV-sensitive negative photo-resist based on epoxy resin, gamma butyrolactone and triaryl sulfonium salt. The SU-8 polymerizes at approximately 100 °C and is temperature-stable up to 150 °C. This polymer adhesive is CMOS and bio-compatible and has excellent electrical, mechanical and fluidic properties. It also has a high cross-linking density, high chemical resistance and high thermal stability. The viscosity depends on the mixture with the solvent for different layer thicknesses (1.5 to 500 μm). Using multilayer coating a layer thickness up to 1 mm is reachable. The lithographic structuring is based on a photoinitiator triaylium-sulfonium that releases lewis acid during UV radiation. This acid works as catalyst for the polymerization. The connection of the molecules is activated over different annealing steps, so called post exposure bake (peb). Using SU-8 can achieve a high bonding yield. In addition, the substrate flatness, clean room conditions and the wettability of the surface are important factors to achieve good bond results.


Procedural steps



Thermal oxidation for bottom insulation $1\mu\text{m}$



SU-8 spin coating/patterning $2-8\mu\text{m}$



Bonding with counter wafer

Schematic bonding process

The standard process (compare to figure "Schematic bonding process") consists of applying SU-8 on the top wafer by spin-on or spray-on of thin layers (3 to $100\mu\text{m}$).


Subsequently, the structuring of the photo-resist using direct UV light exposure is applied but can also be achieved through deep reactive-ion-etching (DRIE). During coating and structuring of the SU-8 the tempering steps before and after exposure have to be considered. Based on thermal layer stress the risk of crack formation exists. While coating the photoresist the formation of voids due to the layer thickness inhomogeneity

has to be avoided. The adhesive layer thickness should be larger than the flatness imperfection of the wafer to establish good contact. The procedural steps based on a typical example are:

- Cleaning Top wafer
- Thermal oxidation
- Dehydration
- Spin coating the SU-8
- Softbake
 - 120 s at 65 °C
 - 300 s to 95 °C
 - Cooling down
- Exposure with 165 to 200 mJ/cm^2

Item Post-exposure-bake

- - 2 to 120 min at 50 to 120 °C
 - to room temperature
- relaxation time
- development
- rinsing and dry spinning
- hard bake at 50 to 150 °C for 5 to 120 min



Cross-section SEM photo of SU-8 bonded wafers

For non-planar wafer surfaces or free standing structures, spin-coating is not a very successful SU-8 deposition method. As a result spray-on is mainly used on structured wafers. The bonding takes place at the polymerization temperature of SU-8 at approximately 100 °C.

The soft-bake allows that high residual solvent content minimizes intrinsic stress and improves cross-linking. The SU-8 layer is patterned using soft contact exposure followed by post-exposure bake. The non-exposed SU-8 is removed by immersing in, e.g. propyleneglycolmethyletheracetate (PGMEA).

Ensuring void-free bonding a homogeneous layer thickness of the SU-8 over the wafer surface is important (compare to cross section photo).

To ensure good contact of the wafer pair a constant pressure between 2.5 and 4.5 bar during bonding is applied.

The frames should be kept above the non-flatness value of the wafer, based on the fact that defects usually are caused by the curvature of the wafer. A shear strength of the


bonded wafer pair of about 18 to 25 MPa is achievable.

Examples

Adhesive bonding using SU-8 is applicable to zero-level packaging technology for low cost MEMS packaging. Metallic feed-throughs can be used for electrically connections to packed elements through the adhesive layer. Also biomedical and micro fluidic devices are fabricated based on SU-8 adhesive layer as well as micro fluidic channels, movable micro-mechanical components, optical waveguides and UV-LIGA components.

Benzocyclobutene (BCB)

Overview



Schematic process flow of dry etch and photosensitive BCB wafer bonding technique.

Benzocyclobutene (BCB) is a hydrocarbon that is widely used in electronics. BCB exists in a dry etch and a photosensitive version, each requiring different procedural steps for structuring (compare BCB process flow).

It does release only small amounts of by-products during curing what enables a void-free bond. This polymer ensures very strong bonds and excellent chemical resistance to

numerous acids, alkalines and solvents. The BCB is over 90 % transparent to visible light that enables the use for optical MEMS applications.

Compared to other polymers the BCB has a low dielectric constant and dielectric loss. The polymerization of BCB is taking place at a temperature around 250 to 300 °C and it is stable up to 350 °C. Using BCB does not ensure a sufficient hermeticity of sealed cavities for MEMS.


Procedural steps

The procedural steps for dry etch BCB are:

1. Cleaning
2. Supplying the adhesion promoter
3. Drying of the primer
4. BCB deposition
5. Photosensitive BCB
 1. Exposure and development
6. Dry etch BCB
 1. Pre-bake/soft-cure
 2. Patterning of the BCB layer by lithography and dry-etching
7. Bonding at specific temperature, ambient pressure for specific amount of time
8. Post-bake/hard-cure to form solid BCB monomer layer

The wafers can be cleaned using $\text{H}_2\text{O}_2 + \text{H}_2\text{SO}_4$ or oxygen plasma. The cleaned wafers are rinsed with DI water and dried at elevated temperature, e.g. 100 to 200 °C for 120 min.

The adhesion promoter with a specific thickness is deposited, i.e. spin-coated or contact printed on the wafer to improve the bonding strength. Spray coating is preferable when the adhesive is deposited on free standing structures.



Cross-sectional view of bonded wafer pair with an intermediate layer width of 100 μm.

Subsequently the BCB layer is spin or spray coated, usually 1 to 50 μm thick, to the same wafer. To prevent that the patterned layer has a lower bond strength than the unpatterned layer, due to the cross-linking of the polymer, a soft-curing step is applied before bonding. The pre-curing of the BCB takes place for several minutes on the hot plate at a specific temperature ≤ 300 °C. The soft cure prevents bubble formation and unbonded areas as well as the distortion of the adhesive layer during compression to improve the alignment accuracy. The degree of polymerization should not be over 50 %, so it is robust enough to be patterned and still sufficiently adhesive to be bonded.

If the BCB is hard-baked (far over 50 %), it loses its adhesive properties and results in an increased amount of void formation. But also if the soft-curing is above 210 °C the adhesive cures too much, so that the material is not soft and sticky enough to achieve a high bonding strength.

The substrates with the intermediate layer are pressed together with subsequent curing results in a bond. The post-bake process is applied at 180 to 320 °C for 30 to 240 min usually in a specific atmosphere or vacuum in the bond chamber. This is necessary to hard-cure the BCB. The vacuum prevents air trapped in the bond interface and pumps out

the gases of the out-gassing residual solvents during annealing. The temperature and the curing time are variable, so with a higher temperature curing time can be reduced based on a quicker cross-linking. The final bonding layer thickness depends on the thickness of the cured BCB, the spinning speed and the shrink rate.

Examples

Adhesive bonding using a BCB intermediate layer is a possible method for packaging and sealing of MEMS devices, also structured Si wafers. Its use is specified for applications that does not require hermetic sealing, i.e. MOEMS mirror arrays, RF MEMS switches and tunable capacitors. BCB bonding is used in the fabrication of channels for fluidic devices, for transfer protruding surface structures as well as for CMOS controller wafers and integrated SMA microactuators.

Technical Specifications

Materials	<p>Substrate:</p> <ul style="list-style-type: none">• Si• SiO₂• Glass
Temperature	<p>Intermediate layer:</p> <ul style="list-style-type: none">• Adhesive• SU-8: 100 - 120 °C• BCB: 200 - 250 °C
Advantages	<ul style="list-style-type: none">• wide range of adhesives adjusted for MEMS and electronic components• feasibility at vacuum or different atmospheric gases• simple and low cost process• low bonding temperature ≤ 200 °C• absence of electric voltage and current• applicable to various wafer materials• compensation of surface non-uniformities and contamination• integrated circuit (IC) compatibility• excellent chemical resistance• high transparency

Drawbacks

- penetration of moisture
- large variance of the gap between the wafers
- no hermetic seals with organic materials
- limited long-term stability in harsh environments
- limited temperature stability
- relatively low bond strengths

Researches

- bonding with sacrificial PDMS layer

Chapter- 10

Anodic Bonding

Anodic bonding is a wafer bonding procedure without any intermediate layer. This bonding technique, also known as field assisted bonding or electrostatic sealing, is mostly used for connecting silicon/glass and metal/glass through electric fields. The requirements for anodic bonding are clean and even wafer surfaces and atomic contact between the bonding substrates through an sufficiently powerful electrostatic field. Also necessary is the use of borosilicate glass containing a high concentration of alkali ions. The coefficient of thermal expansion (CTE) of the processed glass needs to be similar to those of the bonding partner.

Anodic bonding can be applied with glass wafers at temperatures of 250 to 400 °C or with sputtered glass at 400 °C.

This procedure is mostly used for hermetic encapsulation of micro-mechanical silicon elements. The glass substrate encapsulation protects from environmental influences, e.g. humidity or contamination. Further, other materials are used for anodic bonding with silicon, i.e. low-temperature cofired ceramics (LTCC).

Overview

Anodic bonding on silicon substrates is divided into bonding using a glass wafer or a glass layer. The glass wafer is often sodium containing Borofloat or Pyrex glasses. With an intermediate glass layer, it is also possible to connect two silicon wafers. Those glass layers are deposited by sputtering, spin-on of a glass solution or vapor deposition upon the processed silicon wafer. The thickness of these layers is typically a few micrometer but at least 2 μm contrary to spin-on glasses whereas the thickness is about 1 μm or less.

Also hermetic seals of silicon to glass bonds using an aluminium layer with thickness of 50 to 100 nm are achieved, reaching strengths of 18.0 MPa. This method enables burying electrically isolated conductors in the interface.

Further, bonding of thermally oxidized wafers without a glass layer is possible. The procedural steps of anodic bonding are divided into the following:

1. Contact substrates
2. Heating up substrates
3. Bonding by the application of an electrostatic field
4. Cooling down the wafer stack

The major drawback of anodic bonding is the different coefficients of thermal expansion for the used materials, silicon and glass. This mismatch can harm the bond through intrinsic material tensions within the used materials and cause disruptions in the bonding materials. The use of sodium containing glasses, e.g. Borofloat or Pyrex, supports to prevent this mismatch. Those glasses have a similar CTE in a specific range of applied temperature commonly up to 400 °C.

The anodic bonding process is characterized by following variables:

- bond voltage U_B
- bond temperature T_B
- current limitation I_B

The typical bond strength is between 10 and 20 MPa and according to pull tests higher than the fracture strength of glass.

History

Anodic bonding is first mentioned by Wallis and Pommerantz in 1969. It is applied as bonding of silicon wafers to sodium containing glass wafers under the influence of an applied electric field. This method is used up to date as encapsulation of sensors with electrically conducted glasses.

Procedural steps of anodic bonding

Pretreatment of the substrates

The anodic bonding procedure is able to bond hydrophilic and hydrophobic silicon surfaces equally effective. The roughness of the surface should be less than 10 nm and free of contamination on the surface. Even though anodic bonding is relatively tolerant to contaminations, a wide established cleaning procedure RCA takes place to remove those surface impurities.

The glass wafer can also be chemically etched or sand blasted for creating small cavities, where the MEMS devices will accommodate.

Further mechanisms supporting the bonding process of not completely inert anodic materials can be the planarization or polishing of surfaces and the ablation of the surface layer by electrochemical etching.


Contact the substrates

The wafers that meet the requirements, are put into atomic contact. As soon the first contact is established, the bonding process starts close to the cathode spreading in fronts to the edge. This bonding process takes several minutes. The anodic bonding procedure is based on a glass wafer that is usually placed above a silicon wafer. An electrode is in contact with the glass wafer either through a needle or a full area cathode electrode.


If using a needle electrode the bond spreads radial to the outside what makes it impossible to trap air between the surfaces. The radius of the bonded area equals approximately the radical of the passed time. Below temperatures of 350 to 400 °C and a bond voltage of 500 to 1000 V, this method is not very effective nor reliable.

The use of a full area cathode electrode shows bond reactions all over the interface after powering up the potential. This results from creating a homogeneous electric field distribution at temperatures of around 300 °C and bond voltage of 250 V.

Heating and bonding by application of electrostatic field



Scheme of anodic bonding procedure. The top tool works as a cathode and the chuck as anode.



- Ion drifting in bond glass influenced by electrostatic field.
- (1) Formation of depletion zone (gray) through Na^+ drifting.
 - (2) Drift of O^- ions in the depletion zone.

The wafers are placed between the chuck and the top tool used as bond electrode at temperatures between 200 and 500 °C (compare to image "scheme of anodic bonding procedure") but below the softening point of glass (glass transition temperature). The higher the temperature the better is the mobility of positive ions in glass.

The applied electrical potential between is set to a voltage of several 100 V. This causes a diffusion of sodium ions (Na^+) out of the bond interface to the backside of the glass to the cathode. That results, combined with humidity in formation of NaOH . High voltage helps to support the drifting of the positive ions in glass to the cathode. The diffusion is according to the Boltzmann distribution exponentially related to the temperature. The glass (NaO_2) with its remaining oxygen ions (O^{2-}) is negatively volume charged at the bonding surface compared to the silicon (compare to figure "ion drifting in bond glass" (1)). This is based on the depletion of Na^+ ions.

Silicon is unlike, e.g. aluminium, an inert anode. In result no ions drift out of the silicon into the glass during the bond process. This affects a positive volume charge in the silicon wafer on the opposite side. As a result a few micrometer thick high-impedance depletion region is developed at the bond barrier in the glass wafer. In the gap between silicon and glass the bond voltage drops. The bond process as a combination of electrostatic and electrochemical process starts.

The electrical field intensity in the depletion region is so high that the oxygen ions drift to the bond interface and pass out to react with the silicon to form SiO_2 (compare to figure "ion drifting in bond glass" (2)). Based on the high field intensity in the depletion region or in the gap at the interface, both wafer surfaces are pressed together at a specific bond voltage and bond temperature. The process is realized at temperatures from 200 - 500 °C for about 5 to 20 min. Typically, the bonding or sealing time becomes longer when temperature and voltage are reduced. The pressure is applied to create intimate contact between the surfaces to ensure good electrical conduction across the wafer pair. This ensures intimate contact for the surfaces of the bonding partners. The thin formed oxide

layer between the bond surfaces, siloxane (Si-O-Si), ensures the irreversible connection between the bonding partners.

If using thermally oxidized wafers without a glass layer, the diffusion of OH⁻ and H⁺ ions instead of Na⁺ ions leads to the bonding.

Cooling down the substrate

After the bonding process a cooling for several minutes has to take place. This can be supported by purging an inert gas. The cooling time depends on the difference of CTE for the bonded materials. The higher the CTE difference is the slower the cooling down should be proceeded.

Technical specifications

Materials	<ul style="list-style-type: none">• Si-Si• Si-glass• Si-LTCC• Si-glass-PZT ceramics• Metal-glass (Al, Cu, Kovar, Mo, Ni, Invar, ...)
Temperature	<ul style="list-style-type: none">• Si-glass: > 250 °C• Si-Si (w. intermediate glass layer): > 300 °C• Metal-glass: 200 - 450 °C
Voltage	<ul style="list-style-type: none">• Si-glass: 300 - 500 V (max. < 2000 V)• Metal-glass: 50 - 1500 V
Advantages	<ul style="list-style-type: none">• easy technological processes• generation of stable bonds• generation of hermetic bonds• bonding below 450 °C• low restrictions for Si surface
Drawbacks	<ul style="list-style-type: none">• CTE differences for used materials
Researches	<ul style="list-style-type: none">• manufacturing process integration• Si-LTCC

Chapter- 11

Wafer Bonding and Thermosonic Bonding

Wafer bonding

Wafer bonding is a packaging technology for materials integration for microelectromechanical systems (MEMS), microelectronics and optoelectronics as well as hermetic sealing and encapsulation. This method describes the process for all suitable bonding techniques that enable the contacting of two or more wafers. The wafers are brought into atomic contact with or without an intermediate layer to form a bond.

Overview

In microelectromechanical (MEMS) and nanoelectromechanical systems (NEMS), the packaging is a necessary fabricating process to ensure reliability and long-term stability of the functional elements as well as low total costs of the end product. The system packaging is a weakness of MEMS and NEMS and a costly and difficult step in the product development. The package has to ensure the flawless performance of the device in its specific environment and therefore fulfill following requirements:

- protection against environmental influences
- heat dissipation
- integration of elements with different technologies
- security of energy and information flow

Techniques

The commonly used and developed bonding methods are as follows:

- Direct bonding
- Plasma activated bonding
- Anodic bonding
- Eutectic bonding
- Glass frit bonding

- Adhesive bonding
- Thermocompression bonding
- Reactive bonding

Requirements

The connection of wafers requires specific environmental conditions. These specific conditions describe the wafer bond process and enable the comparison between all the different approaches. These conditions are as follows:

1. substrate surface
 - flatness
 - smoothness
 - cleanliness
2. bonding environment
 - bond temperature
 - ambient pressure
 - applied force
3. materials
 - substrate materials
 - intermediate layer materials

The successful bond is an interaction of all those conditions and requirements. The substrate materials are dependent on the required bonding temperature, meanwhile intermediate layers can interact with substrate surfaces of lower quality compared to bonding without any intermediate layer.

Evaluation

The bonded wafers are characterized to evaluate the development or for quality testing purpose of fabricated wafers. Different bond characterization methods exist.

On the one hand optical investigations to determine cracks or voids are used. On the other hand bond strength is analyzed with tensile or shear strength test approaches. In addition, some importance lies in the investigation of the capability to form a hermetically sealed bond. All those characterization methods are used to evaluate and improve the bond quality and therefore the product stability considering environmental impacts to the functional element in the package.

Thermosonic bonding

Thermosonic bonding is widely used to permanently interconnect metallized silicon integrated circuits (also known as the “chip”) and other components into computers as well as into a myriad of other electronic equipment.

Thermosonic bonding is generally used to form solid-state bonds well below the melting point of the mating metals such as gold wires to gold metallized pads deposited on silicon integrated circuits. It is formed by using a combination of heat, ultrasonic energy and pressure which is generally applied by a bonding tool. Since relatively low bonding parameters are required to form acceptable bonds, the integrity of devices, such as integrated circuits, are further assured throughout their intended lifetimes.

History

Three methods of solid state wire bonding were sequentially developed to improve the permanent interconnections between the silicon integrated circuits (ICs) to the outside circuitry.

Thermocompression bonding: In the mid 1950s, solid state wire bonds were made using heat and pressure and was referred to as Thermocompression bonding. The process was generally limited to bonding pre-cleaned oxide-free gold-to-gold since the desired shearing action at the bonding interface was limited. Orson L. Anderson, a coauthor of the thermocompression bonding paper, later described the importance of interfacial shear in forming reliable solid-state bonds.

Ultrasonic bonding: In the early 1960s commercial ultrasonic wire bonders were introduced which used vibratory energy and pressure to form solid-state bonds without a provision to add heat. The vibratory action enhanced the shearing action at the bonding interface which enhanced the reliability of forming gold-to-gold solid state bonds and also extended the range of mating metals to aluminum and copper.

THERMOSONIC BONDING: In the mid 1960s, **Alexander Coucoulas** reported the first Thermosonic wire bonds using a combination of heat, ultrasonic vibrations and pressure. He used a commercial ultrasonic wire bonder to investigate the attachment of aluminum wires to tantalum thin films deposited on glass substrates. He observed that the ultrasonic energy and pressures levels needed to sufficiently deform the wire and form the required contact areas significantly increased the incidences of cracks in the glass substrates. A means of heating the bond region was then added to the ultrasonic bonder. The bond region was then heated during the ultrasonic bonding cycle which virtually eliminated the glass failure mode since the required contact area was achieved with lower ultrasonic energy and pressure levels. The enhanced wire deformation during the ultrasonic bonding cycle was attributed to the transition from cold working (or strain hardening of the wire) to hot working where its softness was largely maintained due to

the onset of recrystallization. Christian Hagar and George Harman stated that in 1970 Alexander Coucoulas, reported additional work in forming thermosonic-type bonds which he initially called *hot work ultrasonic bonding*. In this case, copper wires were bonded to palladium thin films deposited on aluminum oxide substrates.

Summary

In the 1980s, commercial Thermosonic Bonders began to emerge for wire bonding to metallized silicon integrated circuits, flip chip-IC bonding as well for attaching many other components included in today's electronic packages.

At present, the majority of connections to integrated circuits are made using Thermosonic Bonding . Thermosonic bonding is the process of choice because it employs lower bonding temperatures, forces and dwell times than thermocompression bonding as well as lower vibratory energy levels than Ultrasonic bonding to form the required bond area and, therefore, eliminates damaging the relative fragile silicon integrated circuit “chip”. Such potential failure modes could be costly whether they occur during the manufacturing stage or later, during an operational failure in the field.

In summary, the use of the **Thermosonic Bonding** process, which was introduced by **Alexander Coucoulas** in the mid 1960's, has ensured the operational integrity of interconnected silicon integrated circuits which are used in computers and other solid-state electronic packages throughout the world.

Chapter- 12

Direct Bonding

Direct bonding describes a wafer bonding process without any additional intermediate layers. The bonding process is based on chemical bonds between two surfaces of any material possible meeting numerous requirements. These requirements are specified for the wafer surface as sufficiently clean, flat and smooth. Otherwise unbonded areas so called voids, i.e. interface bubbles, can occur.

The procedural steps of the direct bonding process of wafers any surface is divided into

1. wafer preprocessing,
2. pre-bonding at room temperature and
3. annealing at elevated temperatures.

Even though direct bonding as a wafer bonding technique is able to process nearly all materials, silicon is the most established material up to now. Therefore, the bonding process is also referred to as silicon direct bonding or silicon fusion bonding. The fields of application for silicon direct bonding are, e.g. manufacturing of Silicon on insulator (SOI) wafers, sensors and actuators.


Overview

The silicon direct bonding is based on intermolecular interactions including van der Waals forces, hydrogen bonds and strong covalent bonds. The initial procedure of direct bonding is based on surface bonding at high temperatures. Caused by several factors, i.e. increasing number of utilized materials with different coefficients of thermal expansion, the development of lowering the process temperature for direct bonding is researched. The low temperature bonding is to achieve direct bonding at lower temperatures (< 450 °C) that is why processes for wafer surface activation, i.e. plasma treatment or chemical-mechanical polishing (CMP), are researched. The upper limit of low temperatures is set at 450 °C based on the limitations of back-end CMOS processing.

History

The adhering effects of smooth and polished solid surfaces is first mentioned by Desaguliers (1734). His discovery was based on the friction between two surfaces of solids. The better the surfaces are polished the lower the friction is between those solids. This statement he described is only valid until a specific point. From this point on the friction starts to raise and the surfaces of the solids start to adhere together. First reports of successful silicon direct bonding were published 1986 among others by J. B. Lasky.

Conventional direct bonding



Scheme of a hydrophilic silicon surface



Scheme of a hydrophobic silicon surface

Direct bonding is mostly referred to as bonding with silicon. Therefore process techniques are divided in accordance with the chemical structure of the surface in hydrophilic (compare to scheme of a hydrophilic silicon surface) or hydrophobic (compare to scheme of a hydrophobic silicon surface).

The silicon surface chemistry can be measured by the contact angle a drop of water forms on the wafer surface. The contact angle for hydrophilic surface is small ($< 5^\circ$) based on water that spreads over a large area.

Silicon easily oxidizes when exposed to ambient atmosphere, therefore the wafers are naturally covered by a 1 - 2 nm thick native oxide layer. This native oxide layer leads to a surface chemistry of Si-OH (silanol) and specifies the silicon surface as hydrophilic.

The hydrophilic silicon surfaces are usually covered with water molecules that interact with the silanol groups of the surface through formation of hydrogen bonds. The amount of hydrogen bonds is dependent on the exposed humidity and temperatures of the wafers.

Bonding of hydrophilic silicon wafers


Wafer preprocessing

Before bonding two wafers, those two solids need to be free of impurities that can base on particle, organic and/or ionic contamination. To achieve the cleanliness without degrading the surface quality, the wafer passes a dry cleaning, e.g. plasma treatments or UV/ozone cleaning, or a wet cleaning procedure, e.g. RCA cleaning or conditioning in piranha solution. A cleaning procedure combines sequential steps. An established industrial standard procedure is SC (Standard Clean) purification by RCA. It consists of two solutions

- SC1 (NH_4OH (29 %) + H_2O_2 (30 %) + Deionized- H_2O [1:1:5]) and
- SC2 (HCl (37 %) + H_2O_2 (30 %) + Deionized H_2O [1:1:6]).

SC1 is used for removing organic contaminations and particles at temperatures of 70°C to 80°C for 5 to 10 min and SC2 is used for removing metal ions at 80°C for 10 min. Subsequently, the wafers are rinsed with deionized water. The deposition of on-wafer interconnects and the patterning has to be accomplished before the wafer bonding. The interconnect material has to withstand the temperatures during bonding.


Pre-bonding at room temperature



Infrared photograph of initiation and propagation of bonding wave in wafer bonding of silicon wafers. (l) wafers are separated by an air layer and the bond process starts by pressure on top wafer. (m) bond wave moves to the etches. (r) a perfectly bonded wafer pair, not reflecting IR light.

Before contacting the wafers, those have to be aligned. If the surfaces are sufficiently smooth, the wafers start to bond as soon as they get in atomic contact as shown in infrared photograph of a bond wave.

The wafers are covered with water molecules so the bonding happens between chemisorbed water molecules on the opposing wafer surfaces. This affords the Si-OH (silanol) groups start to polymerize at room temperature forming Si-O-Si and water.



The water will migrate out of the interface or diffuse during annealing.

Silicon wafers covered by a thermal oxide layer have based on the rougher surface a lower surface energy at room temperature than silicon wafers with a native oxide layer. The adhesion of wafer, covered by either natural or thermal oxide layer, at room temperature is weak, wherefore the wafers pass an annealing process for increasing the bonding strength.

Annealing at elevated temperatures





Diagram of the surface energy of hydrophilic and hydrophobic bonded wafers

The bonding at room temperature requires a post-treatment of the wafer at increased temperature. This annealing is based on increasing the energy of adhesion between the silicon wafers with raising temperature.

Between room temperature and 110 °C the interface energy remains low, water molecules diffuse at the bond interface leading to a rearrangement of interface water to form more hydrogen-bonded structures. At temperatures from 110 °C to 150 °C silanol groups polymerize to siloxane and water but also a slow fracture takes place due the increase of silanol density hydrogen bonding structure is formed. This process is alternating but progressively to the formation of siloxane and water until reaching higher temperatures.



No further processes are observed at the interface between 150 °C and 800 °C until all OH-groups are polymerized and the composite strength is constant.

Above 800 °C native oxide gets viscous and starts to flow at the interface what increases the amount of contacted surfaces. Trapped hydrogen now easily can diffuse out of the interface. The interface energy increases to more than $2 \frac{J}{m^2}$ at 800 °C with a native oxide layer or at 1000 °C if the wafers are covered by thermal oxide (compare diagram of surface energy). In case one wafer contains thermal oxide layer and the other wafer a native oxide layer the surface energy development is similar to a wafer pair both covered with a native oxide layer. After annealing at an elevated temperature for a specific amount of time, the wafers are cooled down to atmospheric temperature.

Bonding of hydrophobic silicon wafers

Wafer preprocessing

A hydrophobic surface is generated if the native oxide layer is removed by plasma treatment or dipping in etching solutions, e.g. hydrogen fluoride (HF) or ammonium fluoride (NH₄F). This leads to surfaces with Si-F bonds. Furthermore it is important to avoid re-hydrophilization, e.g. by rinsing and spin-drying, since Si-F bonds contacted with water lead to Si-OH.

Pre-bonding at room temperature

The surface is covered with hydrogen and fluorine. The bonding at room temperature is mostly based on van-der-Waals forces between the hydrogen and fluorine atoms. The wafer pair has a lower bonding energy after contacting compared to bonding with hydrophilic surfaces. This fact builds up the need for a higher surface quality and cleanliness to prevent unbonded areas and thereby achieve a complete contact between the wafers (compare infrared photograph of a bond wave).

Annealing at elevated temperatures

From room temperature to 150 °C no important interface reactions take place and the surface energy is stable. Between 150 °C and 300 °C more Si-F-H-Si bonds are formed. Above 300 °C the desorption of hydrogen-fluoride from the wafer surface leads to redundant hydrogen atoms that diffuse in silicon crystal lattice or out the interface. As a result covalent Si-Si bonds between opposing surfaces start to establish. At 700 °C the transformation to Si-Si bonds is completed. The bonding energy reaches cohesive strengths of bulk silicon (compare diagram of surface energy).

Low temperature direct bonding

Even though direct bonding is highly flexible in processing numerous materials, the mismatch of CTE using different materials is a substantial restriction for wafer bonding especially the high annealing temperatures of direct bonding.

The focus in research lies on hydrophilic silicon surfaces. The increase of the bonding energy is based on the conversion of silanol- (Si-OH) into siloxane-groups (Si-O-Si). The diffusion of water is mentioned as limiting factor because water has to be removed from the interface before close contact of surfaces is established. The difficulty is that water molecules may react with already formed siloxane-groups (Si-O-Si) on the way out so the overall energy of adhesion gets weaker.

Lower temperatures are important for bonding processed wafers or compound materials to avoid undesirable changes or decomposition. During annealing low temperatures can be achieved by different bonding environmental adjustments, e.g. ambient pressure, or in pre-treatment of the wafers.

- plasma activated bonding
- surface treatment for chemical activation with:
 - hydrolyzed tetraalkoxysilanes $\text{Si}(\text{OR})_4$
 - hydrolyzed tetramethoxysilane $\text{Si}(\text{OCH}_3)_4$
 - nitride acid HNO_3
- low vacuum bonding
- ultra high vacuum (UHV)

Furthermore, researches have shown, that a lower annealing temperature for hydrophobic surfaces is possible with wafer pre-treatment based on:

- As^+ implantation
- B_2H_6 or Ar plasma treatment
- Si sputter deposition

Examples

This technique is usable for the fabrication of multi wafer micro structures, i.e. accelerometers, micro valves and micro pumps.

Technical specifications


Materials

- Si
- SiO_2
- Glass-substrate
- Lithium-tantalate (LiTaO_3)


	<ul style="list-style-type: none"> • ...
Temperature	<ul style="list-style-type: none"> • Conventional: < 1200 °C • Low temperature: 200 - 400 °C
Advantages	<ul style="list-style-type: none"> • high bonding strength • high temperature stability • process compatibility to semiconductor technology • feasibility at vacuum or different atmospheric gases
Drawbacks	<ul style="list-style-type: none"> • high standards in surface geometry • high standards in roughness • incompatible with microelectronic circuits • electrical interconnect between devices over multiple wafers • deposition of interconnects and patterning before bonding
Researches	<ul style="list-style-type: none"> • hybrids (simultaneous metal and SFB) • bonding at $T < 200$ °C • completely dry process including pre-conditioning

Chapter- 13

Eutectic Bonding



Ultrasonic image of a blank Au-Si eutectic bonded wafer



Ultrasonic image of a patterned Au-Si eutectic bonded wafer

Eutectic bonding, also referred to as eutectic soldering, describes a wafer bonding technique with an intermediate metal layer. Those eutectic metals are alloys that transform directly from solid to liquid state at a specific composition and temperature without passing a two phase equilibrium, i.e. liquid and solid state.

Eutectic alloys are deposited by sputtering, dual source evaporation or electroplating. It also can be formed by diffusion reactions of pure materials and subsequently melting of the eutectic composition.


Eutectic bonding is able to produce hermetically sealed packages and electrical interconnection within a single process (compare ultrasonic images). In addition this procedure is conducting at low processing temperatures, low resultant stress induced in final assembly, high bonding strength, large fabrication yield and a good reliability. Those attributes are dependent on the coefficient of thermal expansion between the substrates.

The most important parameters for eutectic bonding are:

- bonding temperature
- bonding duration
- tool pressure

Overview

Eutectic bonding is based on the ability of silicon (Si) to alloy with numerous metals and form an eutectic system. The most established eutectic formations are Si with gold (Au) or with aluminium (Al). This bonding procedure is most commonly used for Si or glass wafers that are coated with a Au/Al film and partly with adhesive layer (compare with following image).




Bonding of Si wafer to (l) glass or (r) silicon wafer coated with Au or Al layer.

The Si-Au compound has the advantages of a low eutectic temperature, a already widespread use in die bonding and the compatibility with Al interconnects. Additionally, often used eutectic alloys for wafer bonding in semiconductor fabrication are shown in the table. Choosing the correct alloy is determined by the processing temperature and compatibility of the materials used.

Commonly used eutectic alloys

Eutectic alloy	Eutectic composition	Eutectic temperature
Au-In	0.6 / 99.4 wt-%	156 °C
Cu-Sn	5 / 95 wt-%	231 °C
Au-Sn	80 / 20 wt-%	280 °C
Au-Ge	28 / 72 wt-%	361 °C
Au-Si	97.15 / 2.85 wt-%	370 °C
Al-Ge	49 / 51 wt-%	419 °C
Al-Si	87.5 / 12.5 wt-%	580 °C



Si-Au phase diagram.

Further, the bonding has less restrictions, concerning substrate roughness and planarity than direct bonding. Compared to anodic bonding, no high voltages are required that can be detrimental to electrostatic MEMS. Additionally, the eutectic bonding procedure promotes a better out-gassing and hermeticity than bonding with organic intermediate layers. Compared to glass frit bonding, the advantage sticks out that the reduction of seal ring geometries, an increase of the hermeticity levels and a shrinking of device size is possible. The geometry of eutectic seals is characterized by a thickness of 1 - 5 μm and a wideness of $> 50 \mu\text{m}$. The use of eutectic alloy brings the advantage of providing electrical conduction and interfacing with redistribution layers.

The temperature of the eutectic bonding procedure is dependent on the used material. The bonding happens at a specific weight-% and temperature, e.g. 370 $^{\circ}\text{C}$ at 2.85 wt-% Si for Au intermediate layer (compare to phase diagram).

The procedure of eutectic bonding is divided into following steps:

1. Substrate processing
2. Conditioning prior to bonding (e.g. oxide removal)

3. Bonding process (Temperature, Mechanical Pressure for a few minutes)
4. Cooling process


Procedural steps

Pre-treatment

The surface preparation is the most important step to accomplish a successful eutectic bonding. This bonding procedure is due to oxide presence on the silicon substrates very limited based on the poor wettability of Au on the oxide layer. This leads to a poor adhesion of the eutectic bond. The oxide on the silicon surface acts as a diffusion barrier. The surface preparation's main task is to facilitate the deposition of the eutectic metal by oxide removal or adhesion layer deposition.

To remove existing native oxide layers wet chemical etching (HF clean), dry chemical etching or chemical vapor deposition (CVD) with different types of crystals can be used. Also some applications require a surface pre-treatment using dry oxide removal processes, e.g. H₂ plasma and CF₄ plasma.

An additional method for the removal of unwanted surface films, i.e. oxide, is applying ultrasound during attachment process. As soon the tool is lowered a relative vibration between the wafer and the substrate is applied. Commonly, industrial bonders use ultrasonic with 60 Hz vibration frequencies and 100 μm vibration amplitude. A successful oxide removal results in a solid, hermetically tight connection.



Scheme of typical wafer composition including an optional layer of Ni/Pt.

A Second method to ensure the eutectic metal adheres on the Si wafer is by using an adhesion layer. This thin intermediate metal layer adheres well to the oxide and the

eutectic metal. Well suitable metals for a Au-Si compound are titanium (Ti) and chromium (Cr) resulting in, e.g. Si-SiO₂-Ti-Au or Si-SiO₂-Cr-Au. The adhesion layer is used to break up the oxide by diffusion of silicon into the used material. A typical wafer is composed of a silicon wafer with oxide, 30 - 200 nm Ti or Cr layer and Au layer of > 500 nm thickness.

In the wafer fabrication a nickel (Ni) or a platinum (Pt) layer is added between the gold and the substrate wafer as diffusion barrier. The diffusion barrier avoids interaction between Au and Ti/Cr and requires higher temperatures to form a reliable and uniform bond. Further, the very limited solubility of silicon in titanium and chromium can prevent the developing of Au-Si eutectic composition based on the diffusion of silicon through titanium into gold.

The eutectic materials and optional adhesion layers are usually approached by deposition as alloy in one layer by dual component electroplating, dual-source evaporation (physical vapor deposition) or composite alloy sputtering.

The removal of contamination, on the for silicon most established Au layer, is usually realized with water flushing and wafer heating.

Bonding process

The contacting of the substrates is applied directly after the pre-treatment of the surfaces to avoid oxide regeneration. The bonding procedure for oxidizing metals (not Au) generally takes place in a reduced atmosphere of 4 % hydrogen and an inert carrier gas flow, e.g. nitrogen. The requirements for the bonding equipment lies in the thermal and pressure uniformity across the wafer. This enables uniformly compressed seal lines.

The substrate is aligned and fixed on a heated stage and the silicon wafer in a heated tool. The substrates inserted in the bonding chamber are contacted maintaining the alignment. As soon the layers are in atomic contact the reaction between those starts. To support the reaction mechanical pressure is applied and heating above the eutectic temperature is carried out.


The diffusivity and solubility of gold into silicon substrate increases with rising bonding temperatures. A higher temperature than the eutectic temperature is usually preferred for the bonding procedure. This may result in the formation of a thicker Au-Si alloy layer and further a stronger eutectic bond.

The diffusion starts as soon as the layers are in atomic contact at elevated temperatures. The contacted surface layer containing the eutectic composites melts, forming a liquid phase alloy, accelerating further mixing processes and diffusion until the saturation composition is reached.

The chosen bonding temperature usually is some degrees higher than the eutectic temperature so the melt becomes less viscous and readily flows due to higher roughness

to surface areas that are not in atomic contact. To prevent the melt pressed outside the bonding interface the optimization of the bonding parameter control is necessary, e.g. low force on the wafers. Otherwise, it may lead to short circuits or device malfunctions of the used components (electrical and mechanical). The heating of the wafers leads to a change in the surface texture due to formation of fine silicon micro structures on top of the gold surface.

Cooling process



Cross-section SEM image of the bonding interface between Si and Au with 80.3 Si atom percentage.

The material mix is solidified when the temperature decreases below eutectic point or the concentration ratio changes (for Si-Au: $T < 370$ °C). The solidification leads to epitaxial growth of silicon and gold on top of the silicon substrate resulting in numerous small silicon islands protruding from a polycrystalline gold alloy (compare to cross-section image of the bonding interface). This can result in bonding strengths around 70 MPa.

The importance lies in the appropriate process parameters, i.e. sufficient bonding temperature control. Otherwise the bond cracks due to stress caused by a mismatch of the thermal expansion coefficient. This stress is able to relax over time.

Examples

Based on the high bonding strength this procedure is special applicable for pressure sensors or fluidics. Also smart micro mechanical sensors and actuators with electronic and/or micro mechanical functions over multiple wafers can be fabricated.

Technical specifications

Materials	Substrate: <ul style="list-style-type: none">• Si-Si• Si-glass w. adhesive layer Intermediate layer: <ul style="list-style-type: none">• Au• Al
Temperature	<ul style="list-style-type: none">• Au: 370 °C• Al: 580 °C
Advantages	<ul style="list-style-type: none">• low resultant stress induced in final assembly• good reliability• large fabrication yield• low demands on surface topography and roughness• simple process technology• high bonding strength• relatively small seal ring geometries• small device feature size possible
Drawbacks	<ul style="list-style-type: none">• different CTE of intermediate layer and wafer material• restrictions of widespread connections caused by mechanical stress• further technological procedures to prevent oxidation of silicon surface
Researches	<ul style="list-style-type: none">• low melting alloys• SLID bonding

Chapter- 14

Glass Frit Bonding

Glass frit bonding, also referred to as glass soldering or seal glass bonding, describes a wafer bonding technique with an intermediate glass layer. It is a widely used encapsulation technology for surface micro-machined structures, i.e. acceleration sensors or gyroscopes. This technique utilizes low melting glass and therefore provides various advantages, i.e. viscosity of glass decreases with an increase of temperature. The viscous flow of glass has effects to compensate and planarize surface irregularities, convenient for bonding wafers with a high roughness due to plasma etching or deposition. A low viscosity promotes hermetically sealed encapsulation of structures based on a better adaption of the structured shapes. Further, the coefficient of thermal extension of the glass material is adapted to silicon. This results in low stress in the bonded wafer pair.

Glass frit bonding can be used for many surface materials, i.e. silicon with hydrophobic and hydrophilic surface, silicon oxide, silicon nitride, aluminium, titanium or glass, as long as the CTE are in the same range. This bonding procedure also allows the realization of metallic feed-throughs to contact active structures in the hermetically sealed cavity. Glass frit as a dielectric material does not need additional passivation for preventing leakage currents at process temperatures up to 125 °C.

Following advantages resulting in using glass frit bonding procedure:

- screen printing process applicable on thin, structured wafer
- no electrical potentials during bonding process necessary
- low tension due to low bonding temperature
- selective bonding based on structured intermediate glass layer
- bonding of rough wafer surfaces
- no out-gassing after bonding, better chemical durability, higher strength compared to organic adhesives
- high reliability and stable hermetical sealing
- easier process compared to metallic or eutectic layer procedures

Overview

The glass frit bond procedure is used for the encapsulation and mounting of components. The coating of glass frit layers is applied by spin-on for thickness of 5 to 30 μm or commonly by screen printing for thickness of 10 to 30 μm .

To achieve process temperatures beneath 450 °C lead or lead silicate glass is used. The glass frit is a paste consisting glass powder, organic binder, inorganic fillers and solvents. This low melting glass paste is milled into powder (grain size < 15 μm) and mixed with organic binder forming a printable viscose paste. Inorganic fillers, i.e. cordierite particles (e.g. $\text{Mg}_2\text{Al}_3 [\text{AlSi}_5\text{O}_{18}]$) or barium-silicate, are added to the melted glass paste to influence properties, i.e. lowering the mismatch of thermal expansion coefficients between silicon and glass frit. The solvents are used to adjust the viscosity of the organic binder. Several glass frit pastes are commercially available, e.g. FERRO FX-11-0366, and every single one need individual handling after deposition. The choice of the paste depends on various factors, i.e. deposition method, substrate material and process temperatures.

The glass used for MEMS applications consists of particles and lead oxide. Latter lowers the glass transition temperature below 400 °C. The reduction of lead oxide by the silicon leads to the formation of lead precipitations at the silicon-glass interface. Those precipitations decrease the strength of the bond and are reliability risks that have to be considered for the life time predictions of the devices.

The printed glass frit structures are heated to form compact glass. The heating process is necessary to drive out the solvents and binder. This results in a subsequent particle fusion of the glass powder. Using mechanical pressure the wafers are bonded at elevated temperatures.

The procedural steps of glass frit bonding are divided into the following:

1. Deposition of glass paste
2. Burn out and firing (in order fo form glass layer)
3. Bonding process
4. Cooling down

Procedural steps

Glass frit deposition


Screen printing, as a commonly used deposition method, provides a technique of structuring for the glass frit material. This method has the advantage of material deposition on structured cap wafers without any additional processes, i.e. photolithography.

Screen printing enables the possibility of selective bonding. So only in areas where bonding is required the glass frit is deposited.


The risk of glass frit flowing into the structures can be prevented by optimization of the screen printing process. Under high positioning precision the sizes of the structures in the range of $190\ \mu\text{m}$ with a minimum spacing of $< 100\ \mu\text{m}$ are achievable. The exact positioning of the screen print structures to the cap wafer are required to ensure an accurate bond. The bonded structures are, dependent on the wettability of the printed surface, 10 to 20 % wider than the designed screen.

To ensure a uniform glass thickness, all structures should have the same width. The printed glass frit high is about $30\ \mu\text{m}$ and provides a gap of 5 to $10\ \mu\text{m}$ between the bonded wafers after bonding (compare to cross sectional SEM images). A bond surface activation is not necessary to promote a higher bonding strength.

Microscopic cross sectional SEM images of glass frit bonded silicon wafers.



Bosch



Fraunhofer IZM

Thermal conditioning

Thermal conditioning transforms the glass paste into glass layer and is important to prevent voids inside the glass frit layer. The conditioning process consists of:

- Glazing of organic binder and solvents
- Melting of glass particle to compact glass
- Formation of solid connection between glass and wafer surface

The initial step comprises drying for 5 to 7 minutes at 100 to 120 °C in order to diffuse solvents out of the interface. This starts the polymerization of the organic binder. The binder molecules are linked to long-chain polymers what solidifies the paste.

The organic binder of the glass paste has to be burned with heating up to a specific temperature (325 to 350 °C) where the glass is not fully melted for 10 to 20 minutes. This so called glazing ensures the out-gassing of the organic additives.

Further, a pre-melting or sealing step heats the material to the process temperature between 410 and 459 °C for 5 to 10 min. The material fully melts and forms a compact

glass without any inclusions. The inorganic fillers are melted down and the properties of the bond glass are fixed. The melting of the glass starts at the silicon-glass interface directed to the glass surface. During the melting process the porosity of the glass eliminates and based on the compression of the intermediate layer the thickness of the glass decreases significantly.

Bonding process

The glass frit bonding, starting with alignment of the wafers, is a thermo-compressive process that takes place in the bonding chamber at specific pressure. Under bonding pressure wafers are heated up to the process temperature around 430 °C for a few minutes. On the one hand a short bonding time causes the glass frit to spread insufficiently, on the other hand a longer bonding time causes the glass frit to be overflowed subsequently leaving voids.

The alignment has to be very precise and stable to prevent shifting. This can be realized using clamps or special pressure plates. Shifting can occur through temporarily staggered pressure, not precise vertical pressure based on misalignment of the bonding tools or the difference of thermal expansion between the bonding tools.

During bonding a supporting tool pressure is applied to improve the thermal input into the bonding glass and equal wafer geometry inadmissibility (i.e. bow and warp) supporting wettability. Based on the sufficiently high viscosity of the glass, bonding can take place nearly without pressure.

The bonding temperature needs to be high enough to reduce the viscosity of the glass material and ensures a good wetting of the bond surface, but also low enough to prevent overspreading of the glass frit material. The heating up over 410 °C enables the wetting of the bond surface. A good wetting is indicated by a low edge angle. The atomic wafer surface layers are fused into the glass at an atomic level. This forms a thin glass mixture at the interface which forms the strong bond between the glass and the wafer.

Cooling down

During cooling down under pressure a mechanically strong and hermetically sealed wafer bond is formed. The cooling process leads especially at higher temperatures to thermal stress in the glass frit layer that has to be considered in the lifetime analysis of the bond frame. The wafer pair is removed from the bond chamber at temperatures lower temperatures to prevent thermal cracking of the wafers or the bond interface by thermal shocks.

The bonding strength is mainly dependent on the density, the spreading area of the glass frit layer and the surface layer of the bonding interface. It is high enough, around 20 MPa, for most applications and comparable to those achieved with anodic bonding. The hermeticity ensures the correct function and a sufficient reliability of the bond and

therefore the product. Further, the bonding yield of glass frit bonded wafers is very high, normally > 90 %.

Examples

Glass frit bonding is used to encapsulate surface micro-machined sensors, i.e. gyroscopes and acceleration sensors. Other applications are the sealing of absolute pressure sensor cavities, the mounting of optical windows and the capping of thermally active devices.


Technical specifications

Materials	<p>Substrate:</p> <ul style="list-style-type: none">• Si• SiO₂• Si₂N₄• Al• Ti• Glass
Temperature	<p>Intermediate layer:</p> <ul style="list-style-type: none">• Glass frit <ul style="list-style-type: none">• ≤ 450 °C
Advantages	<ul style="list-style-type: none">• simple process technology• connection of different materials (different melting temperatures)• connection of rough surfaces• absence of voltage during bonding• hermetic sealing• buried feed through• high bonding yield• narrow bonding frames
Drawbacks	<ul style="list-style-type: none">• risk of mechanical stress caused by CTE mismatch• risk of glass material flowing into structures

Chapter- 15

Integrated Circuit Packaging and Low Temperature Co-Fired Ceramic

Integrated circuit packaging



Early USSR made integrated circuit

Integrated circuit packaging is the final stage of semiconductor device fabrication *per se*, followed by IC testing.

In the integrated circuit industry it is called simply **packaging** and sometimes **semiconductor device assembly**, or simply **assembly**. Also, sometimes it is called **encapsulation** or **seal**, by the name of its last step, which might lead to confusion,

because the term packaging generally comprises the steps or the technology of mounting and interconnecting of devices.

Approaches

The earliest integrated circuits were packaged in ceramic flat packs, which continued to be used by the military for their reliability and small size for many years. Commercial circuit packaging quickly moved to the dual in-line package (DIP), first in ceramic and later in plastic. In the 1980s pin counts of VLSI circuits exceeded the practical limit for DIP packaging, leading to pin grid array (PGA) and leadless chip carrier (LCC) packages. Surface mount packaging appeared in the early 1980s and became popular in the late 1980s, using finer lead pitch with leads formed as either gull-wing or J-lead, as exemplified by small-outline integrated circuit — a carrier which occupies an area about 30 – 50% less than an equivalent DIP, with a typical thickness that is 70% less. This package has "gull wing" leads protruding from the two long sides and a lead spacing of 0.050 inches.

Small-outline integrated circuit (SOIC) and Plastic leaded chip carrier (PLCC) packages. In the late 1990s, plastic quad flat pack (PQFP) and thin small-outline packages (TSOP) became the most common for high pin count devices, though PGA packages are still often used for high-end microprocessors. Intel and AMD are currently transitioning from PGA packages on high-end microprocessors to land grid array (LGA) packages.

Ball grid array (BGA) packages have existed since the 1970s. Flip-chip Ball Grid Array packages, which allow for much higher pin count than other package types, were developed in the 1990s. In an FCBGA package the die is mounted upside-down (flipped) and connects to the package balls via a package substrate that is similar to a printed-circuit board rather than by wires. FCBGA packages allow an array of input-output signals (called Area-I/O) to be distributed over the entire die rather than being confined to the die periphery.

Traces out of the die, through the package, and into the printed circuit board have very different electrical properties, compared to on-chip signals. They require special design techniques and need much more electric power than signals confined to the chip itself.

When multiple dies are stacked in one package, it is called SiP, for *System In Package*, or three-dimensional integrated circuit. When multiple dies are combined on a small substrate, often ceramic, it's called an MCM, or Multi-Chip Module. The boundary between a big MCM and a small printed circuit board is sometimes fuzzy.

Operations

The following operations are performed at the stage of packaging.

- Die attaching


- IC Bonding
 - Wire bonding
 - Thermosonic Bonding
 - Down bonding
 - Flip chip
 - Quilt packaging
 - Tab bonding
 - Film attaching
 - Spacer attaching
- IC encapsulation
 - Baking
 - Plating
 - Lasermarking
 - Trim and form

Unusual packaging

The vast majority of integrated circuits are packaged in opaque ceramic or plastic insulation. The only connection to the outside world is through metal pins (sometimes called "leads") through the insulation.

The rare exceptions include proximity communication ; "blob on PCB" that attaches the raw die directly to a PCB, bonds the die wires directly to the PCB traces, then covers the die and the die wires with a glob top of insulator; and partially or totally transparent packaging for optical input and/or output of optoelectronic devices and EPROM.

Low temperature co-fired ceramic



Low temperature co-fired ceramic (LTCC) devices are monolithic, ceramic microelectronic devices. In this context ‘co-fired ceramic’ means that the ceramic support structure and any conductive, resistive, and dielectric materials are fired in a kiln at the same time, and ‘Low temperature’ means that the sintering, temperature is less than 1000 °C. LTCC devices include capacitors, inductors, resistors, transformers, and hybrid circuits. LTCC processes can also be used to make packages for ICs. LTCC devices are made by processing a number of layers independently and assembling them into a device as a final step. This differs from semiconductor device fabrication where layers are processed serially; each new layer being fabricated on top of previous layers.

History

Co-fired ceramics were first developed in the late 50’s and early 60’s to make more robust capacitors. The technology was later expanded in the 60’s to include multilayer printed circuit board like structures.

Components

Hybrid Circuits

LTCC technology is especially beneficial for RF and high-frequency applications. In RF and wireless applications, LTCC technology is also used to produce multilayer hybrid integrated circuits, which can include resistors, inductors, capacitors, and active components in the same package. LTCC hybrids have a smaller initial ("non recurring") cost as compared with ICs, making them an attractive alternative to ASICs for small scale integration devices.

Inductors

Inductors are formed by printing conductor windings on ferrite ceramic tape. Depending on the desired inductance and current carrying capabilities a partial winding to several windings may be printed on each layer. Under certain circumstances a non ferrite ceramic may be used. This is most common for hybrid circuits where capacitors, inductors, and resistors will all be present and for high operating frequency applications where the Hysteresis loop of the ferrite becomes an issue.

Resistors

Resistors may be embedded components or added to the top layer post firing. Using screen printing, a resistor paste is printed onto the LTCC surface, from which resistances needed in the circuit are generated. When fired, these resistors deviate from their design value ($\pm 25\%$) and therefore require adjustment to meet the final tolerance. With Laser trimming one can achieve these resistances with different cut forms to the exact resistance value ($\pm 1\%$) desired. With this procedure, the need for additional discrete resistors can be reduced, thereby allowing a further miniaturization of the printed circuit boards.

Transformers

LTCC transformers are similar to LTCC inductors except transformers contain two or more windings. To improve coupling between windings transformers include a low-permeability dielectric material printed over the windings on each layer. The monolithic nature of LTCC transformers leads to a lower height than traditional wire wound transformers. Also, the integrated core and windings means these transformers are not prone to wire break failures in high mechanical stress environments.

Advantages

This technology presents advantages compared to other packaging technologies such as HTCC: the ceramic is generally fired below 1000°C due to a special composition of the material. This permits the co-firing with highly conductive materials (silver, copper and

gold). LTCC also features the ability to embed passive elements, such as resistors, capacitors and inductors into the ceramic package minimising the size of the completed module.

Chapter- 16

Plasma Activated Bonding

Plasma activated bonding is a derivative, directed to lower processing temperatures for direct bonding with hydrophilic surfaces. The main requirements for lowering temperatures of direct bonding are the use of materials melting at low temperatures and with different coefficients of thermal expansion (CTE).

Surface activation prior bonding has the typical advantage that no intermediate layer is needed and sufficiently high bonding energy is achieved after annealing at temperatures below 400 °C.

Overview

The decrease of temperature is based on the increase of bonding strength using plasma activation on clean wafer surfaces. Further, the increase is caused by elevation in amount of Si-OH groups, removal of contaminants on the wafer surface, the enhancement of viscous flow of the surface layer and the enhanced diffusivity of water and gas trapped at the interface. Based on ambient pressure, two main surface activation fields using plasma treatment are established for wafer preprocessing to lower the temperatures during annealing. To establish maximum surface energy at low temperatures (< 100 °C) numerous parameters for plasma activation and annealing need to be optimized according to the bond material. Plasma activated bonding is based on process pressure divided into:

- Atmospheric Pressure-Plasma Activated Bonding (AP-PAB)
 - Dielectric barrier discharge
 - Corona discharge
 - Plasma torch (Jet)
- Low Pressure-Plasma Activated Bonding (LP-PAB)
 - RIE (Reactive Ion Etching)
 - ICP RIE (Inductively Coupled Plasma Reactive Ion Etching)
 - Sequential Plasma (SPAB)
 - Remote Plasma

Atmospheric Pressure-Plasma Activated Bonding (AP-PAB)

This method is to ignite plasma without using a low pressure environment, so no expensive equipment for vacuum generation is needed.


Atmospheric Pressure-Plasma Activated Bonding enables the possibility to ignite plasma at specific local areas or the whole surface of the substrate. Between the two electrodes plasma gas is ignited via alternating voltage.

The wafer pairs pass the following process flow:

1. RCA cleaning
2. Surface activation at atmospheric pressure
 - Treatment duration ~ 40 s
 - Process gases used for silicon
 - Synthetic air (80 vol.-% N₂ + 20 vol.-% O₂)
 - Oxygen (O₂)
 - Process gases used for glass or LiTaO₃
 - Ar/H₂ (90 vol.-% Ar + 10 vol.-% H₂)
 - Humid oxygen (O₂dH₂O)
3. Rinsing in de-ionized water
 - Treatment duration 10 minutes
 - Reduction of particle concentration
4. Pre-bonding at room temperature
5. Annealing (room temperature to 400 °C)

The optimal gas mixture for the plasma treatment is depending on the annealing temperature. Furthermore, treatment with plasma is suitable to prevent bond defects during the annealing procedure. If using glass, based on the high surface roughness, a chemical-mechanical planarization (CMP) step after rinsing is necessary to improve the bonding quality. The bond strength is characterized by fracture toughness determined by micro chevron tests. Plasma activated wafer bonds can achieve fracture toughnesses that are comparable to bulk material.

Dielectric barrier discharge (DBD)



Scheme of dielectric barrier discharge

The usage of dielectric barrier discharge enables a stable plasma at atmospheric pressure. To avoid sparks, a dielectric has to be fixed on one or both electrodes. The shape of the electrode is similar to the substrate geometry used to cover the entire surface. The principle of an AP-activation with one dielectric barrier is shown in figure "Scheme of dielectric barrier discharge".

The activation equipment consists of the grounded chuck acting as wafer carrier and an indium tin oxide (ITO) coated glass electrode. Further, the glass substrate is used as dielectric barrier and the discharge is powered by a corona generator.

Low Pressure-Plasma Activated Bonding (LP-PAB)

The Low Pressure-Plasma Activated Bonding operates in fine vacuum (0.1 - 100 Pa) with a continuous gas flow. This procedure requires:

- Vacuum
- Process gases
- High frequency (HF) electrical field between two electrodes

The plasma exposed surface is activated by ion bombardment and chemical reactions through radicals. Electrons of the atmosphere move towards the HF electrode during its positive voltage. The most established frequency of the HF electrode is 13.56 MHz.


Further, the electrons are not able to leave the electrode within the positive half wave of applied voltage, so the negative electrode is charged up to 1000 V (bias voltage). The gap between the electrode and the chuck is filled with plasma gas. The moving electrons of the atmosphere are banging into the plasma gas atoms and hit out electrons. Due to its positive orientation the massive ions, that are not able to follow the HF field, move to the

negatively charged electrode, where the wafer is placed. Within those environment the surface activation is based on the striking ions and radicals interacting with the surface of the wafer (compare to figure "Scheme of a plasma reactor for low pressure plasma activated bonding").

The surface activation with plasma at low pressure is processed in the following steps :

1. RCA cleaning
2. Surface activation at low pressure
 - o Treatment duration ~ 30 - 60 s
 - o Process gases (N₂, O₂)
3. Rinsing in de-ionized water
 - o Treatment duration 10 min
 - o Reduction of particle concentration
4. Pre-bonding at room temperature
5. Annealing (room temperature to 400 °C)

Reactive Ion Etching (RIE)



Scheme of a plasma reactor for low pressure plasma activated bonding


The RIE mode is used in dry etching processes and through reduction of parameters, i.e. HF power, this method is usable for surface activation.

The electrode attached to the HF-Generator is used as carrier of the wafer. Following, the surfaces of the wafers charge up negatively caused by the electrons and attract the

positive ions of the plasma. The plasma ignites in the RIE-reactor (shown in figure "Scheme of a plasma reactor for low pressure plasma activated bonding").

The maximal bond strength is achieved with nitrogen and oxygen as process gases and is sufficiently high with a homogeneous dispersion over the wafers after annealing at 250 °C. The bond energy is characterized > 200 % of non-activated reference wafer annealed at the same temperature. The surface activated wafer pair has 15 % less bond energy compared to a high temperature bonded wafer pair. Annealing at 350 °C results in bonding strengths similar to high-temperature bonding.

Remote plasma



Remote plasma system

The procedure of remote plasma is based on creating plasma in a separate side chamber. The input gases enter the remote plasma source and are transported to the main process chamber to react. A scheme of the system is shown in figure "Remote plasma system".

Remote plasma is using chemical components where mainly neutral radicals are reacting with the surface. The advantage of this process is less damaged surface through missing ion bombardment. Further, the plasma exposure times could be arranged longer than with, e.g. RIE method.

Sequential Plasma (SPAB)

The wafers are activated with short RIE plasma followed by a radical treatment in one reactor chamber. An additional microwave source and an ion trapping metal plate are

used for the generation of radicals. The effect of plasma on the surface changes from chemical/physical to chemical plasma treatment. This is based on the reactions between radicals and atoms on the surface.

Technical Specifications

Materials	<ul style="list-style-type: none">• Si• SiO₂• Glass-substrate• Lithium-tantalate (LiTaO₃)• ...
Temperature	<ul style="list-style-type: none">• Room temperature - 400 °C
Advantages	<ul style="list-style-type: none">• high bonding strength• high temperature stability• process compatibility to semiconductor technology• feasibility at vacuum or different atmospheric gases
Drawbacks	<ul style="list-style-type: none">• high standards in surface geometry• high standards in roughness
Researches	<ul style="list-style-type: none">• hybrids (simultaneous metal and SFB)• bonding at T < 200 °C• completely dry process including pre-conditioning

Chapter- 17

Reactive Bonding

Reactive bonding describes a wafer bonding procedure using highly reactive nano scale multilayer systems as an intermediate layer between the bonding substrates. The multilayer system consists of two different thin metallic films. The self-propagating exothermic reaction within the multilayer system contributes the local heat to bond the solder films. Based on the limited temperature the substrate material is exposed, temperature-sensitive components and materials with different CTEs, i.e. metals, polymers and ceramics, can be used without thermal damage.

Overview

The bonding is based on reactive nano scale multilayers providing an internal heat source. These foils are combined with additional solder layers to achieve bonding. The heat that is required for the bonding is created by a self-propagating exothermic reaction of the multilayer system. This reaction is ignited by an energy pulse, i.e. temperature, mechanical pressure, electrical spark or laser pulse. The generated heat is localized to the bonding interface and limited due to a short term heating phase within milliseconds.

This heat is an advantage of this approach, so the used materials are not exposed to high temperatures and allow rapid cooling. A drawback is that this approach is not applicable for bond frame dimensions of few ten microns. This is based on the limited handling and structuring abilities of the foils at this small dimensions.

The material used for multilayer systems is an bilayer of alternating elements, commonly Ni/Al, Al/Ti or Ti/a-Si. The metallic layer are usually 1 to 30 nm thick. The multilayer system can consist of horizontal or vertical arranged nano scale material films and are a combination of a reactive and a low melting component. With increased bilayer thickness, the reaction velocity decreases and the reaction heat increases. Therefore a specific balance between high reaction velocity and high reaction heat is necessary.

Procedural steps

Preprocessing

Two different reactive structures are established, conventional lateral layer-by-layer (multilayer) and vertical arranged structures. Based on difficulties, that occur during handling, patterning and positioning of the freestanding foils, the multilayer films are directly deposited onto the silicon substrate. The deposition of the multilayer systems on silicon is achieved by magnetron sputtering, electroplating or etching. The vertical nano structures are also created directly on the substrate surface.


The substrate surfaces are deposited with a solder layer, i.e. gold (Au), using physical vapor deposition (PVD). The PVD process promotes the wetting of the solder. The intermixing of the used components during deposition influences the reaction parameters. To prevent partial intermixing of the materials the substrates are cooled.

A commonly used deposition method for multilayer structures is magnetron sputtering. A multilayer system consists of thousands of thin single layers of the component combination that are alternately sputtered on the substrate surface.


For electroplating or electro chemical deposition (ECD) multilayer deposition two approaches are established. On the one hand a two bath method exist, which means an alternating deposition in two different plating baths. On the other hand a one bath method, with an electrolyte containing both film components in one bath, can be used. The ECD process reduces process time and complexity. In addition, this method enables pattern plating to prevent complex etching process of structures.

Vertical nano structures are created in two steps. At first, needles in the silicon substrate are created by a dry etch process. The other used material is deposited using sputtering to cover those needles. This approach reduces the process time and complexity drastically due to the deposition omission of the thousands of single layers. Further, it is possible to pattern the reactive foil by applying an electrochemical machining process.

Bonding



Schematic reactive bonding process with a reactive multilayer as heat source




Schematic self-propagating reaction in a multilayer system after ignition.

The bonding process is based on the reaction of the nano scale multilayer to release energy concentrated at the interface. The self-propagating reaction is caused by the reduction of chemical bond energy in the multilayer system (compare to figure "Schematic self-propagating reaction in a multilayer system after ignition").

The system alloy (AB) is formed from the intermixing elements (A+B) due to atomic diffusion.

The reactive foil is ignited by an energy pulse resulting in an immediate self-propagating reaction (compare to figure "Schematic reactive bonding process with a reactive multilayer as heat source").

This local intermixing process produces heat that is transmitted to the adjacent element layers. The reaction spreads through the foil in milliseconds. This energy release leads to a high temperature in the bonding interface. Meanwhile the components outside the interface are not exposed to the high temperatures of the reaction. Besides the high interface energy, this reaction is also promoted by the low thickness and therefore the reduced diffusion path of the single metallic layers.



Schematic successful bond after atomic diffusion

The resulting internal heat melts the solder layers to form a bond with the multilayer system and the substrate based on diffusion (compare to figure "Schematic successful bond after atomic diffusion"). This exothermic reaction can be ignited in compacted powders, e.g. Ni/Ti or Ti/Co, as well as in nano structured multilayer systems, e.g. Ni/Al. The bonding can take place in various environments, i.e. vacuum, with a force providing a defined mechanical pressure at room temperature. A high applied mechanical pressure enhances the solder flow and therefore can improve the wetting of the substrate.

Examples

Reactive bonding approach is used to assemble MEMS components including die attach and the hermetic sealing of micro-system packages. The process is used to join temperature sensitive biological activated substrates for diagnostics or medical devices. In addition disposable micro fluidic devices with sensing function and immobilized cells can be fabricated.

Technical Specifications

Materials	Substrate:
	<ul style="list-style-type: none">• Si• Glass
	Solder:
Materials	<ul style="list-style-type: none">• Au• Cu• Al• Ti• Metallic glass
	Reactive component:
Materials	<ul style="list-style-type: none">• Al• Ti• Ni• a-Si• Co
	<ul style="list-style-type: none">• Room temperature
Temperature	
Advantages	<ul style="list-style-type: none">• localized heating• rapid cooling• good level of hermeticity
Drawbacks	<ul style="list-style-type: none">• not applicable for bond frames of few ten microns

Chapter- 18

System in Package and Wire Bonding

System in package

A **system-in-a-package** or **system in package (SiP)**, also known as a **Chip Stack MCM**, is a number of integrated circuits enclosed in a single package or module. The SiP performs all or most of the functions of an electronic system, and are typically used inside a mobile phone, digital music player, etc. Dies containing integrated circuits, may be stacked vertically on a substrate. They are internally connected by fine wires that are bonded to the package. Alternatively, with a flip chip technology, solder bumps are used to join stacked chips together.

SiP dies are stacked vertically, unlike slightly less dense multi-chip modules, which place dies horizontally alongside one another. SiP connects the dies with standard off-chip wire bonds or solder bumps, unlike slightly denser three-dimensional integrated circuits which connect stacked silicon dies with conductors running through the die.


An example SiP can contain several chips—such as a specialized processor, DRAM, flash memory—combined with passive components—resistors and capacitors—all mounted on the same substrate. This means that a complete functional unit can be built in a multi-chip package, so that few external components need to be added to make it work. This is particularly valuable in space constrained environments like MP3 players and mobile phones as it reduces the complexity of the printed circuit board and overall design. Despite its benefits, this technique decreases the yield of fabrication since any defective chip in the package will result in a non-functional packaged integrated circuit, even if all other modules in that same package are functional.

Suppliers


- Atmel
- CeraMicro
- ChipSiP Technology

- STATS ChipPAC Ltd
- Toshiba
- Amkor
- Renesas


Wire bonding



Gold wire ball-bonded to a gold contact pad



Aluminium wires wedge-bonded to a KSY34 transistor die



The interconnections in a power package are made using thick (250 to 400 μm), wedge-bonded, aluminium wires.

Wire bonding is the primary method of making interconnections between an integrated circuit (IC) and a printed circuit board (PCB) during semiconductor device fabrication. Although less common, wire bonding can be used to connect an IC to other electronics or to connect from one PCB to another. Wire bonding is generally considered the most cost-effective and flexible interconnect technology, and is used to assemble the vast majority of semiconductor packages.

Bondwires usually consist of one of the following materials:

- Aluminum
- Copper
- Gold

Wire diameters start at 15 μm and can be up to several hundred micrometres for high-powered applications.

Copper wire has become one of the preferred materials for wire bonding interconnects in many semiconductor and microelectronic applications. Copper is used for fine wire ball bonding in sizes up to 0.003 inch (75 micrometres). Copper wire has the ability of being used at smaller diameters providing the same performance as gold without the high material cost.

Copper wire up to 0.010 inch (250 micrometres) can be successfully wedge bonded with the proper set-up parameters. Large diameter copper wire can and does replace aluminum wire where high current carrying capacity is needed or where there are problems with complex geometry. Annealing and process steps used by manufacturers enhance the ability to use large diameter copper wire to wedge bond to silicon without damage occurring to the die.

Copper wire does pose some challenges in that it is harder than both gold and aluminum, so bonding parameters must be kept under tight control. The formation of oxides is inherent with this material, so storage and shelf life are issues that must be considered. Special packaging is required in order to protect copper wire and achieve a longer shelf life.

Pure gold wire doped with controlled amounts of beryllium and other elements is normally used for ball bonding. This process brings together the two materials that are to be bonded using heat, pressure and ultrasonic energy referred to as thermosonic bonding. The most common approach in thermosonic bonding is to ball-bond to the chip, then stitch-bond to the substrate. Very tight controls during processing enhance looping characteristics and eliminate sagging.

Junction size, bond strength and conductivity requirements typically determine the most suitable wire size for a specific wire bonding application. Typical manufacturers make gold wire in diameters from 0.0005 inch (12.5 micrometres) and larger. Production tolerance on gold wire diameter is +/-3%.

Alloyed aluminum wires are generally preferred to pure aluminum wire except in high-current devices because of greater drawing ease to fine sizes and higher pull-test strengths in finished devices. Pure aluminum and 0.5% magnesium-aluminum are most commonly used in sizes larger than 0.004 inch.

All aluminum systems in semiconductor fabrication eliminate the "purple plague" (brittle gold-aluminum intermetallic compound) sometimes associated with pure gold bonding wire. Aluminum is particularly suitable for ultrasonic bonding.

In order to assure that high quality bonds can be obtained at high production speeds, special controls are used in the manufacture of 1% silicon-aluminum wire. One of the most important characteristics of high grade bonding wire of this type is homogeneity of the alloy system. Homogeneity is given special attention during the manufacturing process. Microscopic checks of the alloy structure of finished lots of 1% silicon-aluminum wire are performed routinely. Processing also is carried out under conditions which yield the ultimate in surface cleanliness and smooth finish and permits entirely snag-free de-reeling.

There are two main classes of wire bonding:

- Ball bonding
- Wedge bonding

Ball bonding usually is restricted to gold and copper wire and usually requires heat. Wedge bonding can use either gold or aluminum wire, with only the gold wire requiring heat.

In either type of wire bonding, the wire is attached at both ends using some combination of heat, pressure, and ultrasonic energy to make a weld.